AD-A072 917


DATA/WARE DEVELOPMENT INC SAN DIEGO CALIF ADVANCED DIGITAL TV SYSTEM. (U) FEB 79 P J ERDELSKY, R V KEELE, G G MURRAY

F/6 9/2

F33615-77-C-1198 AFAL-TR-79-1006 NL

UNCLASSIFIED

1 OF 4 AD A072917 通道





AFAL-TR-79-1006

ADVANCED DIGITAL TV SYSTEM

AUTHOR-(8)

Philip J. Erdelsky, Richard V. Keele, G. Graham Murray, Ronald B. Weiss

Data/Ware Development, Inc. 4204 Sorrento Valley Boulevard San Diego, California 92121

February, 1979

TECHNICAL REPORT AFAL-TR-79-1006

Final Report for period June 1977 - September 1977

Approved for public release; distribution unlimited.

PORCE AVIONICS TABORATORY RCE WRIGHT ABRONAUTICAL LABORATORIES
RCE SYSTEMS COMMAND PATTERSON AIR FORCE BASE, ONTO 45433



14



#### NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specification, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.

RONALD A. BELT, Acting Chief Processor Technology Group

FOR THE COMMANDER

STANLEY E WAGNER, Chief Microelectronics Branch Electronic Technology Division

If your address has changed, if you wish to be removed from our mailing list, or if the addressed is no longer employed by your organization please notify APAI/DHE-1, WPAFB, OH 45433 to help us maintain a current mailing list.

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

AIR FORCE/86786/10 August 1879 -- 85

## **DISCLAIMER NOTICE**

THIS DOCUMENT IS BEST QUALITY PRACTICABLE. THE COPY FURNISHED TO DDC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.

UNCLASSIFIED SECURITY CHASSINGATION OF THIS PAGE (When Date Entered) **READ INSTRUCTIONS** PREPORT DOCUMENTATION PAGE BEFORE COMPLETING FORM 2. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER AFAL-TR-79-1006 Final Report. ADVANCED DIGITAL TV SYSTEM Jung-Septem . PERFORMING ORG. REPORT-HOMBER 8. CONTRACT OR GRANT NUMBER(\*) Philip J. Erdelsky, Richard V. Keele, G. Graham Murray, Ronald B. Weiss F33615-77-C-1198 Performing organization name and address
Data/Ware Development, Inc/ PROGRAM ELEMENT, PROJECT, TAS 4204 Sorrento Valley Boulevard 05 86 San Diego, CA 92121 11. CONTROLLING OFFICE NAME AND ADDRESS Feb. Air Force Avionics Laboratory WPAFB, 0H145433 341 14. MONITORING AGENCY NAME & ADDRESS(II ditt 15. SECURITY CLASS. (of this report) UNCLASSIFIED 15a. DECLASSIFICATION/DOWNGRADING 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited. 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number)
Programmable Digital Processors Imag Image Processing Signal Processing Digital Processing Cosine Transform Pipelined Processors Microprocessors Video Signal Processing 20 BSTRACT (Continue on reverse side if necessary and identify by block number) A laboratory version of a programmable digital processor system for TV bandwidth reduction was designed and placed in operation. The system consists of a TV camera-A/D converter unit, two pipelined microprocessor units, and a frame store-D/A-TV display unit interfaced to a PDP-11/04 minicomputer controller in such a manner that data transfers can be effected between any two units over the PDP-11/04 Unibus under software control of the CPU. The pipelined,

DD 1 JAN 75 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

392,006

ym

CURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

microprocessor units are software programmable via local program stores which are loaded over the PDP-11/04 Unibus. Each pipelined processor is twelve bits wide and uses three AMD 2901 bitslice microprocessor chips in conjunction with a 12x12 bit hardware multiplier for high speed computation. Each processor has a program memory capable of storing 1024 program instructions and a data memory of 16 registers. Pipelining of the fetch, store ALU, and multiplication operations allow a thruput rate of approximately 24 MOPS, which is sufficient for performing the DCT/DPCM bandwidth reduction algorithm at 3.75 frames per second on a 256 pixel image. By using eight vertical stripes instead of full frame video, a frame store memory at the A/D input is not required. The final report contains a description of the hardware design, software control packages, software development packages, and source code for executing the DCT/DPCM bandwidth reduction/expansion algorithms.

Acces	sion	For		1
NTIG	Gadine	cI	1	4
היותי ד	AB		1	4
		ed	an Late	Tool
Just:	fica	tion	in non	Same of the same o
	BULLE	8.900	Pro	Serva L
Ву				
nict	ribu	t 1.cm	L	
DIS	ailal	4111	A C.	ang_s
AV	8117	vail	0.4/6	)1·
	ar alma	vall	ial	
Dis	t \	Shar	1	
Joseph .	1	23		and w
		-	11	

UNCLASSIFIED

The cyclem censists of a TV camera-A/D convilined mlaroprocessor units, and a frame stolinterfaced to a FDF-11/OA minisomputer cant that data transfers can be effected between

#### TABLE OF CONTENTS

SECTIO	N	Page
I.	Introduction	1
STI	1.1 System Description	4
	1.2 DCT/DPCM Computations	5
	1.3 System Implementation	9
	1.4 Model 1240 Microprocessor	11
	1.5 Microinstruction Format	14
	1.6 Microcoding the DCT/DPCM	15
	1.7 System Modes	17
II.	Synchronization and Video Subsystems	21
	2.1 Sync Generator	22
	2.2 ADC Buffer	22
	2.3 Video Generator	24
III.	TV Camera Bus Interface Card	25
	3.1 Block Diagram	25
	3.2 Operation	28
	3.3 Control and Status Register	29
IV.	Frame Store Memory and Its Bus Interface Card	31
	4.1 Frame Store Memory	32
	4.2 Bus Interface Card Characteristics	37
	4.3 Master Mode	39 41
	4.3.1 Timing	41
	4.3.2 Implementation	43
	4.4 Slave Mode	45
	4.4.1 Refreshing TV Monitor	45
	4.5 Control and Status Register	56
٧.	Microprocessor Bus Interface Card	57
	5.1 System Modes	57
	5.2 Functional Description	61
	5.2.1 UNIBUS Driver/Receiver	61
	5.2.2 Microprocessor Driver/Receivers	63 63 67
	5.2.3 Control Logic	63
	5.2.4 UNIBUS Addressing Logic	67
	5.2.5 Microprocessor Addressing Logic	73
	5.3 Operation	74
	5.3.1 Slave Mode	74
VI.	5.3.2 Master Mode	75 86
AT.	Model 1240 Microprocessor 6.1 Functional Description	91
	6.1 Functional Description 6.1.1 Input/Output Board	91
	6.1.2 Control MUX Board	94
	6.1.3 Function Control Board	96
	6.1.4 Control Store Board	101
	6.1.5 Data MUX Board	103
	6.1.6 Processor Board	106
	6.1.7 Multiplexer Board	110
	6.1.8 Quantizer Tables	112

#### TABLE OF CONTENTS (cont'd)

SEC	TION	Page
V	I. 6.1.8.1 DPCM	112
	6.1.8.2 Implementation	116
	6.1.8.3 Organization of the	118
	Quantizer Table	
	6.1.8.4 Special Table	123
	6.2 Control and Status Register	123 124
	6.2.1 Control	124
	6.2.2 Status	126
	6.3 Operation	127
	6.3.1 Initialize	127
	6.3.2 Execute	128
	Appendix A Microprogramming with the Model 1240 Microassembler	131
		149
	Appendix B Description of Software Supplied with Model 1240 Video Processing System	
	Attachment 1 Memory Map	187
	Attachment 2 Software Listing	189
	Attachment 3 Paper Tape Index	268
	Appendix C TV Redundancy Reduction System Using	269
	A Bipolar Microprocessor	
	Attachment 1 Direct Calculation of FFT's	303
	with Real Input	
	Attachment 2 Quantizer Values	305
	Appendix D Digital TV Microprocessor System	309
	Appendix E Applications of the Digital Video Processor	317
	Appendix F Microprocessor Sizing for TV Redundancy	331
	Reduction	

### LIST OF ILLUSTRATIONS

		Page
1	Operational System Block Diagram	2
2	Laboratory System Block Diagram	2 2
3	New DCT Algorithm	7
3	DPCM Computation	7
5	Model 1240 Microprocessor	13
5	Microinstruction Format	13
7	System Modes	18
78	Microprocessor BIC I/O	20
9	Sync System Block Diagram	23
10	TV Camera BIC Block Diagram	26
11	Card Layout	33
12	General Block Diagram	35
13	Interface Timing Diagram	36
14	Frame Store Memory Bus Interface Card	38 42
15	Master Mode Timing	
16	Master Mode Logic	44
17	Monitor Refresh Logic	46
18	Slave Mode Timing	48
19	Cycle Steal Logic	50
20	Read Clock and SSYN	54
21	Retrace F/F and Memory Trigger	55
22	System Modes	58
23 24	Microprocessor BIC I/O	59
24	Microprocessor Bus Interface Card (MP BIC)	62
	Block Diagram	
25	MP BIC Control Logic Block Diagram	65
26	UNIBUS Addressing Logic Block Diagram	68
27	SAR Format	69
28	DAR Format	69
29	Specific SAR/DAR Words	71
30	Fetch Request Sync Logic	77
31 32 33 34 35 36 37 38	State Diagrams	78
32	Fetch Request Logic	79
33	Store Request Logic	81
34	Termination Logic	83
35	Am2901 Block Diagram	87
36	Microprocessor	89
37	Input/Output Block Diagram	92
38	Function Control Block Diagram	97
39	Microinstruction Cycle Timing	98
40	Control Store Block Diagram	102
41	Data Mux Block Diagram	104
42	Processor Block Diagram	107
43	Detailed Am2901 Microprocessor Block Diagram	108
44	Am2901 Instruction Set	109
45	Multiplier Block Diagram	111
46	Microprocessor Logic	113
47	Use of Quantization Tables	115
48	Loading Output FIFO	117
49	Scaling Considerations for DPCM	119
50	Detail of Quantization Tables	121
51	Quantization Table	122

#### LIST OF ILLUSTRATIONS (cont'd)

		Page
A-1	Microinstruction bit assignments	135
A-2	Devices under microinstruction control	136
A-3	Bit assignments for Am2901 source, function and destination control fields	137
A-4	Bit assignments for destination of Am2901 output	138
A-5	Permitted items in microassembler source language	140
A-6	Phrases which load the D Register	143
A-7	Errors detected by the microassembler	146
B-1	DFT coefficients used in DCT calculations	175
B-2	Storage layout at various stages of processing	176
B-3	Forward and Inverse DFCM's	177
B-4	Quantization Table Assignments	178
B-5	Contents of Quanization tables	179
B-6	Modification of Pixels at left edges of stripes	184
C-1	TV Imagery Data Compression System	272
C-2	New Algorithm for N=32 Input Points	275
C-3	Definition of Butterflies in Figure C-2	276
C-4	Structure of the DPCM	281
C-5	Coding for a "General Butterfly"	284
C-6	Bandwidth Reduction System Block Diagram	290
C-7	Bandwidth Reduction System Micro-Processor Element	292
C-8	Detailed Am2901 Microprocessor Block Diagram	293
C-9	ALU Destination Control and	âc .
	Source Operand and ALU Function Matrix	294
C-10	Bandwidth Reduction System Data Storage Element	296
	Bandwidth Reduction System Quantizer and Multiplier	297
	Bandwidth Reduction System Input Interface	299
C-13	Bandwidth Reduction System Output Interface	300
	Bandwidth Reduction System Microcontrol Unit	302
E-1	System Block Diagram Configuration C	329
E-2	System Block Diagram Configuration D	330

#### LIST OF TABLES

TABLE		PAGE
1 2	Operation Counts Total Operations	8
2 34 56 78	Signals Required to be Generated in Various Modes Microprocessor Addressable Registers	53
5	Address MUX Output Configuration	72
6	Microprocessor Addressable Registers	93
7	Data from MP Format	95 105
9	MUXA Output Format MP Control Status Register	125
B-1		160
	Power-Up Sequence	164
B-3 C-1		167 277
C-2	DCT/DPCM Operations	283
C-3	DCT/DPCM Program Cycles	286
C-4		288
	Error Analysis LSI Technologies	335 338
	Devices Needed and Power Dissipation	341

# SECTION I

The Model D/W 1240 Digital Video Processor System has been designed to permit the realistic simulation of remote capture of TV pictures, their digitizing, compression, transmission to a remote site, their processing, conversion back to analog form, and display on a monitor. One immediate application is in Remotely Piloted Vehicles, which are unmanned and carry a small TV camera plus communications equipment for transmission to a ground station. See Fig. 1 which depicts the equipment carried in the RPV and that required at the Receiving Site.

An important requirement is for data compression. The technique which many investigators consider optimum in this application is the use of the Discrete Cosine Transform in the horizontal direction together with Differential Pulse Code Modulation line to line. Greatly reduced data rates can be achieved which permit satisfactory reconstructed images on the ground when the inverse transformation is carried out.

TV images are treated as 256 lines of 256 pixels (picture elements), the TV camera video being converted to 6 bits of accuracy. Frame slow down by a factor of 8 combined with the Discrete Cosine Transform (DCT) along a TV line and Differential Pulse Code Modulation (DPCM) line to line can reduce the data rate to as low as 200 kbps. At the receiving site the inverse transformations are performed to recover the image, which is stabilized in a digital Frame Store Memory (FSM) during conversion back to analog for display on the TV monitor.

In the system of Fig. 2, the PDP-11 UNIBUS and not the modems depicted in Fig. 1, acts as the interconnecting communications channel. In order to facilitate laboratory studies in which the




Figure 1. Operational System Block Diagram




Figure 2. Laboratory System Block Diagram

minicomputer is able to probe each subsystem, the following units are accessible via the UNIBUS: (1) the TV camera and A/D converter combination, (2) the microprocessor at the transmitting site, (3) the microprocessor at the receiving site, and (4) the Frame Store Memory. In addition, the 65,000 8-bit bytes of the FSM, organized as 32,000 16-bit words, have been memory mapped so that they appear to the PDP-11 as 4096 word pages of its own memory. Thus it is very easy for the computer to investigate the effects of various algorithms upon the quality of the image. Note that the page size corresponds to the stripe dimensions of 32 pixels in width and 256 lines. Just as the minicomputer has access to the FSM, so the microprocessors can read and write the core memory of the PDP-11. As set up under software control, each microprocessor can fetch pixels (two to a word) from either the TV camera or the FSM or it can fetch transform coefficients from core memory. Also, the microprocessor can store 16 pixel pairs in FSM or send 32 12-bit coefficients (transform results) to the other microprocessor or to core memory. Core memory thus is available to the microprocessors for storing a stripe's worth of coefficients. By means of a special addressing feature, the microprocessor can address these coefficients in a "corner turned" manner to permit 2-dimensional transforms (e.g. DCT/DCT, Fourier/ Fourier, etc.). Because the coefficients are available in core memory, the PDP-11 is also able to examine or to manipulate them.

Activity along the UNIBUS is controlled by set-up operations of the PDP-11. In one mode, for example, the TV camera is commanded to send a stripe 32 pixels wide -- the stripe being selectable -- from each field to the first microprocessor. The latter will carry out the forward transforms on each line and transfer the "coefficients" which result from the DCT/DPCM operation to the second microprocessor which performs the inverse processing. The recovered pixels are next passed to the FSM to update the TV display. This system runs real time within the limitation of processing only one stripe per field time.

#### 1.1 System Description

Rather than assembling the rather limited configuration of Figure 1, a much more powerful, general-purpose system was placed in operation. As shown in Figure 2, it replaces the modems with the UNIBUS of the PDP-11 minicomputer -- at the same time permitting the minicomputer to have control over all the subsystems and the mode of operation.

The two key elements are the microprocessors which are 12-bit units assembled from the Schottky TTL Am 2901 4-bit-slice microprocessor chips. Capable of performing any arithmetic or logical operation (including multiply) in 150 ns, each Model 1240 microprocessor runs under microprogram control from a 48-bit wide RAM microstore to which the PDP-11 has direct access.

Because the system is entirely microcoded, it can serve to study any of a wide variety of compression algorithms. The initial one demonstrated is that due to Habibi, sometimes called a hybrid technique because it is a combination DCT/DPCM. It has been shown by simulation to give performance close to the optimum of the Karhunen-Loeve transform.

It was convenient to place all the system elements on the UNIBUS to permit flexibility of operation. In the PDP-11 any two devices attached to the UNIBUS (including the CPU and high-speed memory) can communicate, provided that one acts as Bus Master and the other as Bus Slave. The CPU is always a Master and memory a Slave. The Model 1240 system makes the TV camera a Slave, but the Frame Store Memory and the microprocessors can be either Masters or Slaves.

The UNIBUS permits a maximum rate of transfer of 2.5 megawords (5.0 megabytes) per sec. This is sufficient to allow sending the 256 pixels of a TV line from the camera to any destination in the available 63.5 microseconds. In particular, an entire field of 256x256 pixels can be transferred to the 65,536 byte FSM.

The mode which is most important is that in which a "stripe" 32 pixels wide and 256 lines deep is transmitted during a field time. This is an 8 to 1 field slow down which gives acceptable results at the ground station in typical airborne applications. The stripes are processed from left to right, each stripe being updated at a 7.5 times a second rate.

When the system is in the stripe mode, 32 pixels from each line are sent to the first microprocessor which performs the DCT/DPCM computation on the entire stripe. Note that a 32-point DCT computation, followed by the DPCM, must be executed by the microprocessor in 63.5 microseconds or less. Employing an algorithm for the DCT superior to any published which is due Data/Ware, the DCT can be computed with 194 additions and 115 multiplications. With its pipelined architecture and fast 150 ns microinstruction time, the Model 1240 microprocessor is able to perform these computations in the allocated time.

#### 1.2 DCT/DPCM Computations

A new very efficient formulation of the DCT algorithm is employed in the system. If  $g_0$ ,  $g_1$ , ...,  $g_{31}$  are the numbers representing the pixel values in one "stripe" of a TV line, the Discrete Cosine Transform (DCT) is given by

$$G_{k} = 2\sum_{j=0}^{31} g_{j} \cos \left[ (j + \frac{1}{2})k\theta \right]$$
 (1)  
 $k=0, 1, \dots, 31$ 

where  $\theta = 2\pi/64$ . By combining complex conjugate terms,

$$G_k = w^{-\frac{1}{2}k} \sum_{j=0}^{63} a_j w^{-jk}$$
 (2)

where  $w = e^{i\theta}$ , i is the square root of -1, and

$$a_{j} = \begin{cases} g_{j} & \text{if } j \leq 31 \\ g_{63-j} & \text{if } j \geq 32 \end{cases}$$

This formulation can be slightly restated:

Define

$$A_{\mathbf{k}} = \begin{cases} 63 \\ \mathbf{j} = 0 \end{cases} \sum \mathbf{a}_{\mathbf{j}} \quad \mathbf{w}^{-\mathbf{j}\mathbf{k}}$$
 (3)

Then

$$G_{k} = w^{-\frac{1}{2}k} A_{k} \tag{4}$$

where this last step is referred to as a rotation. As a result of an algorithm due to Data/Ware Development, the above procedure can be simplified to the computation of complex quantities,  $\mathbf{B}_{\mathbf{k}}$ , which must be somewhat similarly rotated in order to yield the desired  $\mathbf{G}_{\mathbf{k}}$ .

The main computation to be performed is that of the  $B_k$ , the flow chart for which is shown in Figure 3. Four types of butterflies or semi-butterflies can be distinguished, as indicated in Table 1. Of interest is the total number of additions and multiplications required to compute the  $B_k$  quantities -- 164 and 54, respectively.

After the final step of rotating the  $\mathbf{B_k}$  and forming the  $\mathbf{G_k}$ , the DCT computation is complete. Next the DPCM is performed in the microprocessor upon the coefficients of each line segment. The quantization of the differences between a coefficient and its predicted value will depend upon the particular coefficient because higher frequency coefficients have smaller variances. The usual criterion for establishing quantization levels is to make all quantization levels equally likely. This can be done under the assumption that the amplitudes of the coefficient differences are exponentially distributed.

Figure 4 is a schematic representation of the DPCM computation.  $G_k^{(n)}$  is the kth coefficient for the nth line as it is received from the DCT algorithm. The corresponding coefficient from the preceding line is attenuated by the quantity , which lies between 0 and 1, and subtracted from the new coefficient. The




Figure 3. New DCT Algorithm




Figure 4. DPCM Computation

TABLE 1
OPERATION COUNTS

Butterfly Type	Number of Occurrences		ations Occurrence		l Number perations
	1	add	multiply	add	multiply
1	31	2	0	62	0
2	15	0	0	0	0
3	7	6	2	42	14
4	10	6	4	60	40
Totals	7///	NE		164	54

TABLE 2
TOTAL OPERATIONS

	Additions	Multiplications	Total
B <sub>k</sub>	164	54	218
Rotations	30	61	91
OPCM	64	_32	96
rotals	258	147	405

difference, x, is the input to the quantizer, whose output depends upon x and upon k (the frequency of the coefficient). O(x) is the code word sent to the receiving site, and R(x) is the rounded value of the difference. The smoothed estimate of the kth coefficient is given by

$$\overline{G}_{k}^{(n)} = R(x) + \alpha \overline{G}_{k}^{(n-1)}$$
(5)

where 
$$x = G_k^{(n)} - \alpha \overline{G}_k^{(n-1)}$$
 (6)

The starting value of  $\overline{\mathbb{G}}_k^{(n-1)}$  is not important because  $\ll$  is less than 1 and the initial value is attenuated to zero.

#### 1.3 System Implementation

Each major subsystem of Figure 1-2 is interfaced to the UNIBUS via a plug-in card so that the various key registers of the subsystem appear as high-speed (core) memory locations to the PDP-11 CPU. This means that the PDP-11 can directly modify the control store contents within each microprocessor and interrogate or modify various registers. Thus the microprocessor is controlled not by a front panel but rather by an operating system within the PDP-11 computer. Additional registers within the interface card itself establish the overall mode of operation. Each microprocessor can be set up to act as Bus Master or Bus Slave. Typically the first microprocessor will act as Master in fetching pixels from the TV camera and in sending DCT/DPCM "coefficients" to the second microprocessor.

This requires the second microprocessor to be commanded to accept coefficients as a Slave but to send the recovered pixels to the FSM as a Master.

Another possibility is for the first microprocessor to send the coefficients to the core memory of the PDP-11, from which the second microprocessor can fetch them. This is convenient for 2-D work in which the first microprocessor performs the horizontal DCT, Fourier, Hadamard, or Haar transform, and the second

microprocessor performs the vertical transform. The coefficients can now be manipulated by the PDP-11 either for enhancement or for redundancy reduction. This would be followed by the inverse transforms. Implied in the above is the ability of the microprocessor interface card to carry out "corner-turned" addressing of core memory when required for 2-D work.

Because the PDP-11 has access to the interface cards, it controls completely the mode of operation. The end of each field time is signalled to the PDP-11 as an interrupt. During vertical retrace time the CPU can set up the desired processing for the next field. For example, the CPU must change the stripe by incrementing various registers in the interface cards.

The FSM is regarded by the PDP-11 as a 32,768 word memory to which it has access as 8 pages, each of 4,096 words. This makes it quite convenient for the CPU to interrogate and manipulate pixels within the FSM. Conversely, it was mentioned above that the microprocessors can access the PDP-11 core memory, which greatly reduces the need for transferring blocks of data within the system.

The system can capture an entire TV field rather than operating in the stripe mode. This would avoid the problem of edge effects from assembling 8 stripes into a single picture. Also, provision has been made for adding a second FSM. This would simulate a mode of operation in which the transmitting site seizes a field before compressing it.

In an actual application, the transmitting site would have to send a synchronizing signal. For laboratory work the synchronization is provided by a Fairchild 3262A sync generator chip whose outputs are fed to the camera and monitor. Through the use of FIFO memories for both input and output, the microprocessors can run independently from the synchronizing signals. When the input FIFO is empty or the output FIFO full, the microprocessor suspends operation.

Although it clearly results in a processing slow-down, it is possible to operate the system with a single microprocessor which will both compress the data and expand it. It is necessary to bring the field directly from the camera to the FSM. This data is then read out to the microprocessor for compression, followed by expansion. The processed pixels are then stored back in the FSM for viewing. When done dynamically with a single FSM, the TV monitor alternately shows the original pixels and the processed pixels unless the system has two FSM's.

#### 1.4 Model 1240 Microprocessor

Assembled from three Am 2901 4-bit slice Schottky TTL microprocessor chips, the Model 1240 is a very high-performance processor ideally suited for signal processing applications. The Am 2901 ALU accepts two inputs, which typically come from the 16 general registers of an internal dual-port RAM. Each microinstruction combines arithmetically or logically two operands and places the result, unshifted or shifted right or left, back in the second general register. This result can also be put on the data output bus. Instead of taking both operands from general registers, the Am 2901 can alternatively accept one input from the Direct Data bus. System cycle times as short as 150 ns have been demonstrated.

In the Model 1240, pipeline architecture implemented with Schottky TTL circuit provides very fast processing. The Am2901 elements and other essential subsystems, including scratch pad memory and asynchronous multiplier, have been carefully organized to produce a system structure that can be programmed using a high degree of pipelining. Propagation delays through the various system elements are matched using data latches where necessary and numerous data paths are available so that parallel transfers are possible.

To realize the full potential of this pipeling architecture programs are typically coded entirely in microcode using straight

line programming. Using this method a maximum number of parallel operations can occur and the inefficiencies attributable to a hierarchy of code, and resultant program branches, are eliminated.

The Am 2901 combined with a ROM microcontrol unit provides a flexible system whose performance cannot be matched by an MSI implementation. The MSI equivalent of the Am 2901 chip alone would require 15-20 16-pin devices at a typical operating power of 3.6 watts. The Am 2901 40-pin device has a typical power dissipation of only 0.97 watts.

The basic elements comprising the microprocessor are depicted in Figure 5. At the heart of the system is the microprocessor that performs the sum and difference calculations of the DCT and the DPCM algorithms, stores temporary results in a 16 word dual port memory, and transfers data to different elements of the system. An additional 64 words of memory are provided by 64x9 RAMs to allow adequate storage of certain DCT coefficients and 32 DPCM previous values. A 12x12 multiplier supplies the high speed multiply capability that is imposed by real time processing and a quantizer/dequantizer processes rounded values for the DPCM algorithm. System I/O is accomplished through an input interface and an output interface that buffer data and provide synchronization and control. All algorithms reside in the memory of the ROM-based control unit that manages the operation of each system element.

The Am 2901's operate in parallel to give a 12-bit word length. A "look ahead carry" generator is included to speed up arithmetic operations. Additional data storage is provided by the RAM memory. Direct input data to the Am 2901's is routed via an 8 to 1 multiplexer to a 12-bit input register. The input register is located at the direct data inputs to assure that processing through the longest path (the Am 2901) can be completed within a cycle time. The typical cycle time for this path is approximately 120 ns. Output data from the Am 2901 goes directly to the other systems elements.




Figure 5. Model 1240 Microprocessor




Figure 6. Microinstruction Format

#### 1.5 Microinstruction Format

The microinstruction, shown in Figure 6, is 48 bits in length and consists of 14 fields. The more important of these control the A and B general register addresses of the Am 2901 (4 bits each), the source and destination control, and the function. Certain fields govern the scratch memory (RAM) address, the loading into the D input register, and the outputting from the Am 2901. Other fields control writing to the RAM, the selection of various quantization tables, and carry-in selection. A 12-bit field is provided to make available certain operands, such as sine and cosine values, directly to either the D register or to the multiplier. Thus it can be seen that many operations can be carried out in parallel by means of a single microinstruction. In particular, addition and multiplication can take place simultaneously.

Note that fields are identified by octal numbers. Fields 04, 05, 06, 07, 11, 12, and 13 control the Am 2901 microprocessor system. Field 02 (bits 46 - 41) provides the Scratch Memory (RAM) address. Bit 47 is 1 whenever the Scratch Memory is being written. If bit 15 is 1, the Scratch Memory output is loaded into the M Register in preparation for a multiplication.

Bits 0 - 11 are usually a 12-bit twos complement number by which the contents of the M Register are multiplied. The multiplication is performed in two stages. First two partial products are formed and held in the MI Register. Then on the next cycle, the partial products are added and their sum can be loaded into the D Register in preparation for entry into the microprocessor. The microinstruction operand (bits 11 - 0) can also be loaded into the D Register although its primary function is to provide sine and cosine values to the multiplier.

Bits 14 - 12 are used to form part of the Quantizer Table address in the DPCM process. The contents of the T Register supply the main portion of the Quantizer address, T being loaded from the microprocessor with the difference quantity,

x, of Figure 4. In a sense bits 14 - 12 select a particular table, as dictated by the order of the coefficient being currently processed. Register D can be loaded from any of seven sources, as controlled by bits 27 - 15.

The Am 2901 microprocessor output can be directed to any of five destinations under the control of bits 18 - 16. There are, however, two bit patterns which are also used for other purposes. One causes the contents of the D Register to be written into the Quantizer Table for initial loading in a laboratory environment (where this table is stored in a RAM). The other causes transfer of microcontrol. Unless this latter bit pattern is present, microcontrol passes to the next microinstruction.

#### 1.6 Microcoding the DCT/DPCM

It is now possible to define the microprogramming task for the Model 1240 in its entirety. Table 2 summarizes the additions and multiplications required to carry out the  $\rm B_k$  calculation, the rotations, and the DPCM. The grand total is 405 arithmetic operations, of which 147 are multiplications. However, the distinction between addition and multiplication is not so important because the Model 1240 is able to accomplish either in 150 nsec. In order to carry out 405 microinstructions in the alloted line time of 63.5 usec, the Model 1240 must be able to execute an operation in 157 nsec. Furthermore, the coding must be extremely efficient. The latter is in fact true because the microinstructions control many paths at once.

In the design of the 1240 the most important consideration was this ability to overlap operations while at the same time not requiring an excessive number of components. The final arrangement of the microporgram is one in which the real parts of the computation are stored in the general registers and the imaginary parts in an external RAM. All of the sixteen Am 2901 general registers are needed in the computation, and the availability of the Q Register is a definite asset.

The entire code to carry out the 405 arithmetic operations is less than 405 microinstructions, which is an indication of the efficiency of design. The program is written entirely in-line. There are no tests and no jump instructions. Input data is brought in via a FIFO, and output is handled in the same manner. Hardware tests that there is data available in the input FIFO and that the output FIFO is not full. If these conditions are not met, the microprocessor will wait, which is the basic method of synchronization.

Special code is required for each of the butterflies of Table 1. The most difficult case is that in which 6 additions and 4 multiplies must be performed. The coding for this will be presented in order to demonstrate the basic concept of microcoding.

The complex number (d,e) is to be rotated through an angle  $\theta$  and added and subtracted with the complex number (b,c). b and d will be in General Register (GR) while c and e will be stored in RAM. The computation to be performed is

 $b + (d\cos\theta - e\sin\theta) \rightarrow GR$ ,

 $\pm c + (dsin\theta + e cos\theta) \rightarrow RAM.$ 

sin0 and cos0 are stored directly within the microinstruction and are automatically supplied to the multiplier. The following notation (see Figure 4) is used: M is the input (multiplicand) to the multiplier and MIR is the output register. D is the input register to the microprocessor and S is the input register to the scratch memory (RAM). The microcode is as follows:

#### Microinstruction

#### Interpretation

RAM → M	$e \rightarrow M$
$GR \rightarrow M, M \rightarrow MIR$	$d \rightarrow M$
$MIR \rightarrow D, M \rightarrow MIR$	esinθ → D
$D \rightarrow Q$ , MIR $\rightarrow D$ , M $\rightarrow$ Mir	esinθ → Q, dcosθ → D
$D - Q \rightarrow Q$ , MIR $\rightarrow D$	$d\cos\theta - e\sin\theta \rightarrow Q$ , $d\sin\theta \rightarrow D$
$GR - Q \rightarrow GR, RAM \rightarrow M$	$b - Q \rightarrow GR, e \rightarrow M$
$GR + Q \rightarrow GR, M \rightarrow MIR$	$b + Q \rightarrow GR$
$D \rightarrow Q$ , MIR $\rightarrow D$	$dsin\theta \rightarrow Q$ , $ecos\theta \rightarrow D$
$Q + D \rightarrow Q$ , RAM $\rightarrow D$	$Q + e\cos\theta \rightarrow Q$ , $c \rightarrow D$
$D + Q \rightarrow S (RAM \rightarrow M)$	$c + Q \rightarrow S (e \rightarrow M)$
$-D + Q \rightarrow S, S \rightarrow RAM$	$-c + Q \rightarrow S, c + Q \rightarrow RAM$
$S \rightarrow RAM (GR \rightarrow M, M \rightarrow MIR)$	$-c + Q \rightarrow RAM, (d \rightarrow M)$

There are 12 microinstructions but two (parentheses) are look-ahead and so overlapped with the next butterfly. It follows that the 6 additions and 4 multiplies have been accomplished in 10 microinstructions, which was the objective. The logical organization of Figure 5 has been carefully arranged to optimize the flow of data and intermediary results. This is made possible by the microprogrammed organization which can control several operations at once.

#### 1.7 System Modes

Possible system modes are shown in Figure 7. The two important modes are those numbered 1 and 2 in this figure. The first corresponds to a single microprocessor system and the second to two microprocessors, which is the delivered configuration.

The burden in order to be able to implement these modes lies on the microprocessor BIC. It is true that the PDP-11 must specify the mode it wishes and must set up the Control and Status Register in the microprocessor BIC, but the switching and desicion making is the responsibility of the latter.

	System Mode	Microprocessor Input	Input Control	Microprocessor Output	Output Control
i	Configuration 1 (Single processor)	16 pp (pixel pairs) from FSM	at horiz. sync but every other line	16 pp to the FSM	during horiz. or vertical retrace
8	2. Configuration 2 2a. 1st microprocessor	16 pp from the TV camera BIC or from FSM	Following Gate Enable, at horiz sync, every line	32 12-bit coef- ficients to 2nd processor	after input, not horiz re- trace, or dur- ing vert retrac
	2b. 2nd micro- processor	32 coefficients from 1st micro- processor	1st microproces- 16 pp to the sor as Master FSM will fill FIFO	16 pp to the FSW	during horiz. or vertical retrace

Figure 7. System Modes

The required flexibility of the microprocessor BIC (MP BIC) can be seen from Figure 7. The column under microprocessor input indicates that the MP BIC must be able to act as a bus Master and take either 16 words or 32 words from the FSM, TV BIC, or the core memory. However, 16 words are always taken from the FSM and TV BIC while 32 words are always taken from core memory. Simularly, as Master the MP BIC must be able to send 16 words to the FSM or 32 words to the core memory or 32 words to the second microprocessor. As a Slave device (when it is the second microprocessor) it must be able to accept 32 words. This information is summarized in Figure 1-8. As a result the MP BIC is rather sophisticated.

In order to decouple the microprocessor from the UNIBUS, the MP BIC communicates with the microprocessor Input FIFO and Output FIFO. These are 64 word memories, which can operate both in the 8-bit byte mode and in a full 16- or 12-bit mode. There is no distinction between the full 16-bit and 12-bit modes because the UNIBUS is 16 bits in width and always supplies a word of this size, as used in this application, while the microprocessor is 12 bits wide and hence rejects 4 of the 16 bits.

12 words from let microprocessor

### Acting as Bus Master

#### Input:

16 words from camera BIC

16 words from FSM BIC

32 words from core memory

#### Output:

16 words to FSM

32 words to 2nd microprocessor

32 words to core memory

#### Acting as Bus Slave

#### Input:

32 words from 1st microprocessor

Figure 8. Microprocessor BIC I/O

#### SECTION II

#### SYNCHRONIZATION AND VIDEO SUBSYSTEMS

The System Block Diagrams of Fig. 2 and 3 show a Sync Subsystem as well as TV camera and Analog-to-Digital Converter on the input and a Digital-to-Analog Converter and TV Monitor at the output. Although the heart of the Model D/W 1240 Digital Video Processor System consists of digital circuitry, it is nevertheless critically dependent upon the analog portions. This section is concerned with brief descriptions of the following subsystems:

- 1) Sync Generator
- 2) ADC Buffer
- 3) Video Generator.

The TV camera included as part of the system is the Cohu 4410. Its features include automatic sensitivity and black level control, resolution of 800 lines in the center, ability to resolve all 10 shades of gray on EIA TV Test Chart with only 0.5 footcandle illumination using the Type 8541 Vidicon. It provides 1.0 V peak-to-peak composite signals in accordance with EIA RS-170 specification. Data/Ware supplies this camera with the -400 genlock option so that the camera can be locked in phase with an external sync.

The monitor supplied is the Conrac SNA series in the 17-inch CRT size. It is all solid-state with regulated low voltage and stabilized high voltage supplies. Scan rates are the conventional 525/60 U.S.A. ones, and it provides 800 line center resolution minimum with good gray scale rendition. The horizontal and vertical sizes are adjustable. The monitor can be operated with video tape recorders. It will accept either composite video or separate video and mixed sync. A DC restorer switch allows selection of 100% or zero DC restoration.

Both commercial and militarized ADC's are available which can meet the requirement for conversion of analog to digital at a 5 MHz sample rate. Data/Ware employs an ADC which meets specific customer requirements. Considerable flexibility is possible with respect to bits of precision, method of control, number representation, voltage levels, etc. The particular ADC employed at present provides ECL voltage levels at the output. The video input must be conditioned suitably from the camera.

#### 2.1 Sync Generator

This single card provides the basic TV timing signals necessary in order to synchronize the analog and digital portions of the system. The block diagram of Fig. 9 shows that the frequency reference is a 19.656 MHz crystal oscillator. When divided by 4, this produces the pixel clock (PCLK), which is a 4.914 MHz signal. After a further division by 6, the resulting 819 KHz signal is provided as input to a phase-locked loop. The latter provides a multiplication by 5, which results in a 4.095 MHz signal next divided by 2 as input to the Fairchild 3262A TV sync generator chip.

This Fairchild IC is extremely useful for providing sychronizing signals in TV systems. Among its outputs are

- 1) Vertical Drive (VD)
- 2) Odd field pulse
- 3) Even field pulse
- 4) Composite blanking
- 5) Composite sync

When these signals plus PCIK are made available to the various subsystems, the total system can be synchronized properly.

#### 2.2 ADC Buffer

The purpose of this card is to adjust certain voltages and signal levels of the ADC to be compatible with other subsystems. The video buffer section accepts 75 ohm video from the camera. It must clip the sync, set the signal level, and condition the signal amplitude. It also provides a 50 ohm output for the




Figure 9 Sync System Block Diagram

ADC video input, as required. There are three adjustments on this card, they are the following:

- 1) Sync clip
- 2) Signal level
- 3) Gain

The data buffer section converts the ECL digital data from the ADC to TTL levels for transmission to the Camera Bus Interface Card. Two other control signals must be exchanged between the ADC and the Bus Interface Card. They are Convert, which must be level shifted from TTL to ECL, and End of Conversion which must be shifted in the opposite direction.

#### 2.3 Video Generator

At the output of the system, 8-bit pixels from the Frame Store Memory Bus Interface Card (FSM BIC) must be sent to a DAC for conversion to analog. Following the DAC is a Sample-and-Hold circuit. The two units are strobed so that first the DAC is given 100 ns to settle and then the data is enabled into the S/H which is also allowed 100 ns to settle, at which point the analog output is held for another 100 ns. Thus each pixel will be displayed for about 200 ns, which is consistent with the 5 MHz data rate of the original digitized samples.

The video signal so generated must be combined with blanking and sync signals from the TV Sync Generator to produce a composite video signal which will drive the TV monitor. Three adjustments are provided:

- 1) Sync level
- 2) Blanking level
- 3) Video Gain

As an auxiliary function, this card also accepts the composite synchronization signal from the Fairchild 3262A and after buffering provides it to the TV camera as genlock sync in order to keep the camera in step with the rest of the system.

#### SECTION III

## TV CAMERA BUS INTERFACE CARD

This device is a plug-in Quad-wide card to the PDP-11 UNIBUS which will accept digitized TV data (picture elements or pixels) from a high-speed Analog-to-Digital Converter (ADC), buffer them in a FIFO memory, and as a Slave Device transfer them to a UNIBUS Master -- typically a Frame Store Memory or Microprocessor.

1: has two modes of operation: Snapshot and Stripe. In the first mode, it sends an entire field to the Frame Store Memory. In theory this could consist of 256 TV lines, each of 256 pixels. Words are packed, however, so that two 8-bit pixels are contained within a single PDP-11 16-bit word. In the Stripe mode, the TV BIC sends only one eighth of each line, consisting of 32 pixels, to the microprocessor. This vertical piece of the TV picture is referred to as a Stripe.

### 3.1 Block Diagram

Data flow in Fig. 10. is from left to right, from the ADC through the Hold Register, then the 8-bit wide FIFO memory, and finally to the UNIBUS as shown on the right hand side. Note that the 8-bit Data Register permits assembling two pixels into a single word. Also, the 8-bit Control and Status Register's contents can be multiplexed onto the UNIBUS when commanded by the computer. Function control and I/O control logic responds to bus commands to carry out the required timing and sequencing.

In order to control the ADC, the TV BIC must send Start Conversion. The ADC responds with an 8-bit data input and the signal, End of Conversion. This can be used to strobe data into the 64-word FIFO.

Also on the left side of the figure are signals received from the System Synchronization Unit. These include the square-wave 4.9 MHz PCIK (pixel clock) needed to drive the ADC plus signals from the Fairchild 3262A TV sychronization chip. The latter include Vertical Drive, Composite Blanking, Even Field, and Odd Field.




Figure 10. TV Camera BIC Block Diagram

Signals sent to the Frame Store Memory BIC include PCLK, Vertical Drive, Enable, and Gate Enable. The last three of these are sent also to the microprocessor BIC. These signals can be wired along the backplane of the PDP-11 since they are sent between Bus Interface Cards plugged into the UNIBUS.

PCLK is used by the FSM BIC for reading pixels from the Frame Store Memory to update the TV Monitor and for other timing functions. In particular, the FSM BIC divides it down to CCLK, which corresponds to a 2-byte word time. There are 312 PCLK clocks during a TV line -- 256 during active time and 56 during retrace. Because the PCLK, which is counted down from a higher frequency crystal oscillator, is closer to 4.914 MHz than to 4.9 MHz, the active line time is 52.1 usec rather than the usual 52.2. Retrace time, which consists of 56 clocks, is then 11.4 usec rather than the usual 11.3 usec.

Vertical Drive indicates that the camera is generating data corresponding to the active 485 lines of a picture. When Vertical Drive goes false, it means that vertical retrace has begun. Since the fields are interlaced (even and odd) to form the picture, each field has approximately  $242\frac{1}{2}$  active lines and 20 lines for retrace. The retrace time is thus about 1.27 msec.

Enable (EN) indicates the active portion of the TV line. This portion, as indicated above, contains 256 PCLK clocks, and there are 56 PCLK clocks during the negation of EN. This signal is needed both by the Frame Store Memory and by the microprocessor. In a sense they are sychronized to the camera and to the monitor.

Gate Enable (GEN) is a signal which indicates that under control of the TV BIC the ADC is converting analog pixels to digital values. This signal is useful to the other BIC's since it indicates that there is data in the FIFO ready to be transferred out by a Master device.

## 3.2 Operation

When placed in the snapshot mode by the PDP-11 computer, the TV BIC will capture an entire field of approximately  $242\frac{1}{2}$  lines. It has been designed so that it will always select an odd frame. This is convenient because it avoids the half line which starts the even field. Also the half line at the end of the odd field does not create a problem because it happens during vertical retrace. Because the even and odd fields are different (interleaved), it is better to always take data from one or the other when, as in the present case, not all data can be used. Otherwise the eye can detect differences. These differences occur when first an odd field is "doubled up" to 525 lines to make a frame and later an even field is used in a similar manner.


A 64 word buffer is sufficient because the UNIBUS and the Frame Store Memory are able to keep up with the TV camera ir terms of data rate -- 4.9 megapixels per second peak rate. Note, however, that by continuing to transfer data during the retrace time the average data rate can be reduced by the ratio of active line time to total line time, or 52.1/63.5 = .82.82x4.9 = 4.02 megapixels per second average rate, which is equivalent to a word rate slightly in excess of 2 MHz.

When the vertical drive signal goes false, indicating that vertical retrace has begun, the TV BIC will start supplying zeros to be stored in the FIFO. This has the effect of clearing the FIFO until a new field transfer is begun at a later time.

In the stripe mode which is used when a microprocessor is going to process data directly from the TV camera without going through a FSM, 32 pixels from each line are selected and stored in the FIFO buffer. The stripes are numbered 0 to 7 from left to right. The stripe currently being read is determined by 3 selection bits in the Control and Status Register. The resulting octals numbers, 0, 2, 4, and 6, will select the odd field, while 1, 3, 5, and 7 select the even field. When selecting the

even field, the TV BIC is careful to disregard the first half line at the top of the field. When the vertical drive signal goes false, zeros are again transferred into the FIFO.

# 3.3 Control and Status Register The CSR in the TV BIC is organized as follows:



The computer must write a one into CSRO in order to initiate the capture and storage of pixels. The Stripe Select Field has already been discussed, as has the stripe/snapshot mode.

When the Start bit is set by the computer, the Active bit is automatically raised by the BIC. The next odd or even field pulse (whichever is appropriate in the selected Mode and Field) will reset the Start bit. This occurs about 200 usec before viewable data actually is available from the TV camera and ADC. The Active bit, however, normally stays high until vertical drive goes false. Thus the Active bit is a status bit which the com-

puter can read. If the computer writes the Start bit low, it will cause the Active bit to also go low. When the Start bit is thus reset, the effect is a general reset. In addition, the UNIBUS INIT has the same effect. Either of these sets the Reset F/F, which will be cleared by "unblank", the negation of Composite Blanking. While the Reset F/F is high, it prevents Data Register transfers along the UNIBUS in response to a Master device. These transfers can be resumed after unblank or after the computer sets the Start bit again.

The Active bit not only goes low when the Start bit is written low by the computer, but also when an error occurs. The error condition, and also the normal resetting of Active by Vertical Drive going low, do not halt operations by the BIC. Instead zeros are transferred into the FIFO buffer memory.

When CSR bit 7 is low, it indicates that no error has been detected. If it is high, then bit 6 must be examined to see the nature of the problem. The two error conditions are

- The ADC has failed to respond with an "End of Conversion" in the allotted time, or
- 2) The FIFO buffer was full and an attempt was made by the TV BIC to write into it.

#### SECTION IV

FRAME STORE MEMORY AND ITS BUS INTERFACE CARD

Because the updating of the TV image from the microprocessor does not occur at full TV rates, it is necessary to carry out a scan converter function. This is done digitally by means of a 256x256 = 65,000 byte semiconductor memory, referred to as the Frame Store Memory (FSM). In order to keep the display on the TV monitor refreshed, 256 pixels along each TV line must be accessed from RAM, converted from digital to analog, and combined with a sync signal to produce composite video. Even though two pixels are stored in each RAM location -- the FSM being organized as 32,000 16-bit words -- the required speed of operation is 128 words in an active line time of 52.2 microseconds, which is equivalent to 2.45 MHz. This in turn requires a memory cycle time of 407 nanoseconds or less.

On the one hand, the FSM must drive the TV monitor and keep it refreshed from its stored pixel values, each an eight-bit byte. On the other hand, the FSM must acquire the data to be displayed. This is accomplished by means of a Bus Interface Card which ties the FSM to the PDP-11 UNIBUS. The BIC contains all the necessary logic to permit the FSM to appear either as a Master or Slave device on the UNIBUS. Three other types of devices normally store data in the FSM or read from it. They are the

- a) TV Camera
- b) microprocessor
- c) PDP-11 computer

In the Master Mode, the FSM can capture an entire field of data (256 lines of 256 pixels each from the Camera, whose own BIC will buffer the digitized samples from the high-speed A to D converter. In the Slave Mode the FSM can be loaded with data from the microprocessor or even the PDP-11. Similarly it can be read by the latter two devices. the FSM is made to appear to the computer as an extension of PDP-11 core memory. For simplicity the FSM is divided into stripes just as the TV picture is. The vertical stripes are each 32 pixels wide and 256 lines deep. This amounts to 8,192 pixels or 4,096 words. A stripe register in the BIC set by the computer keeps track of which stripe is currently "active" for purposes of UNIBUS trans-

actions. It is assumed that the PDP-11 normally does not have a full 28k-word core memory. If not, then the 4k-word stripe of FSM will be mapped into the unused portion of 28k core memory space. This has the advantage that the PDP-11 can now directly access the FSM for data manipulation or data analysis. The FSM can be made to appear as "fast" memory.

With the exception of the PDP-11 CPU all other devices on the UNIBUS make use of an 18-bit address. It is therefore convenient to give the FSM two addresses -- one within the normal 28k memory space and one in "upper" memory which must be accessed with an 18-bit address. The latter is convenient because it permits having two or more FSM's on the UNIBUS at once. They are assigned different addresses in upper memory to avoid confusion. If possible, the two FSM's should be given different 4k address ranges in the 28k of lower memory. The PDP-11 is able to set bits within the CSR of each FSM BIC designating which is currently active for reading and which for writing. However, the PDP-11 always precedes a write command with a read. Therefore, to do a write from the PDP-11, the read and write bits of the Addressed FSM must be set and the same bits must be cleared in the inactive FSM BIC CSR prior to the write operation. In this way, more than one FSM may occupy the same address range.

## 4.1 Frame Store Memory

The Frame Store Memory is the Microram 3400N of Electronic Memories & Magnetics Corp. The particular model selected is a high-performance version with a cycle time of less than 400 nsec rather than the 450 nsec shown in the EM&M reference document included with this report. The EM&M Technical Manual, TM928776 Rev B of January, 1976, presents the theory of operation of the memory, and only certain extracts and highlights from this document will be included here.

The basic memory consists of NMOS chips packaged on a single card, shown in Fig. 4-1. Each chip holds 4k bits so that the maximum size memory (32,768 words of 18 bits each) requires 144 chips. Data/Ware packages this card within a suitable chassis equipped with fans. Power is supplied from external




Figure 11. Card Layout

supplies. The basic card measures 11.75" by 15.40". The thickness of the card is slightly greater than ½". Input/Output from the memory card is via two 80-pin edge-type connectors. DC voltages required are +15, +5, and -15. The respective currents are 2.3, 3, and 0.5 amperes under normal operating conditons.

The modes of operation include read, write, and read/modify/ write. In the present application only the first two modes are employed. More precisely these two modes can be identified as read/restore and clear/write. Although the memory can be addressed as 65,000 9-bit words, this is not done in the present application. Instead, two bits are ignored and the memory thus appears as 32k 16-bit words, each consisting of two 8-bit pixels.

Fig. 12 presents the block diagram of the RAM memory. Note that all information into and out of the memory is buffered. Thus there is a Data In Register as well as Data Out and Address Registers. This simplfies the design of the FSM BIC in several respects, as will be seen later.

The timing diagrams for write and read operations are shown in Fig. 13. RP is the initiate pulse used to start a cycle. However, the cycle can be initiated only if MB (Memory Busy) is high indicating that the memory is not busy. The write timing diagram shows that the RP line must have been high at least 50 nsec before going low and must produce a pulse of at least 50 nsec width. The AI (Address In) and DI (Data In) lines must be stable at the time the RP pulse goes low.

When reading, Fig. 13 shows that DA (Data Available) drops after 275 nanoseconds to indicate that DO (Data Out) is ready. In the present application this is a valuable signal when the FSM is refreshing the TV monitor. It has been noted that when this is being done, words must be read from the FSM at a rate of one word every 407 nsec, which is challenging.




Figure 12. General Block Diagram




Figure 13. Interface Timing Diagram


## 4.2 Bus Interface Card Characteristics

Fig. 14. is the block diagram of the FSM BIC, which is a full-sized Hex board which plugs directly into the PDP-11 chassis and is powered from the computer power supply. In the upper right hand corner of the diagram it can be seen that it has the necessary logic to act either as Bus Master or Bus Slave, as directed by the computer. Suitable drivers and receivers are provided for the data and address lines. In order to act as Bus Master, the BIC must supply an address, in particular that of the TV Camera. As mentioned above, the FSM can be addressed as either a 4k part of lower or upper computer memory. Thus an address comparator is needed, as shown. So that the computer can write and read the Control and Status Register, it is necessary to decode this address on the UNIBUS.

Both a Write Register and a Read Register are provided in order to buffer data from and to the UNIBUS. These registers communicate with the FSM. So that the FSM can refresh the TV monitor, an 8-bit buffer is set aside solely for this function. But a multiplexer is needed to select first one byte and then the other from the 16-bit word from the FSM. The multiplexer in turn drives the digital-to-analog converter, which is not part of the FSM BIC.

The address supplied to the FSM comes from the Scan Counter during the Master Mode. In the Master Mode words are read from the TV Camera BIC over the UNIBUS until vertical retrace occurs. External synchronizing circuitry assures that the FSM BIC starts the transfer of a complete field at the appropriate moment and stops at vertical retrace. Actually fewer than 256 lines are transferred. The words are stored sequentially in the FSM.

In the Slave Mode, the address also comes from the Scan Counter normally. The exception is when some other device acting as



Bus master elects to read or write a word in the FSM. When this occurs, a "cycle steal" suspends the updating of the TV monitor for a single memory cycle. Afterward, the Scan Counter again supplies the address which follows, just as the one preceding this stolen address. During horizontal retrace, the Scan Counter does not advance in the Slave Mode, so as not to get out of step with the sweep circuitry in the TV Monitor. Note that the 3 "stripe" bits of the "UNIBUS address" come from the CSR, where they were set by the computer. These 3 bits determine which "stripe" of 4k words is currently accessible to the devices (including the computer) on the UNIBUS.

When the computer or the microprocessor address the FSM, an interesting distinction must be made between read and write operations. Writing is easier in that both the address and data are supplied. Then the Master can quickly give up the bus and let the FSM -- once it has the address and data in its buffers -- carry through the cycle. But when reading the Master must supply the address and then wait at least until the FSM signals Data Available before the transaction can be completed. In order to speed up the latter, a "fast mode" has been added during FSM Slave operations. When the computer sets a suitable bit in the CSR, any device on the UNIBUS reading from the FSM is given the current contents of the Read Register as soon as the address is supplied. These contents correspond to the address previously supplied. The contents of the current address will be fetched and will be ready during the next UNIBUS read from the FSM. Thus if the computer or microprocessor is reading a long string of words from FSM, this mode will speed up the process. The only cost is one extra cycle and some bookkeeping by the computer. In the fast mode there is no refresh.

#### 4.3 Master Mode

As mentioned the FSM BIC will transfer words from the TV Camera by supplying a constant address on the UNIBUS and by advancing the Scan Counter, which is initially reset, after each bus transaction. It should be noted that the Scan Counter is not advanced by a clock but rather it is advanced only when a word is received from the TV Camera. Thus the unique self-timing or hand-shaking feature of the UNIBUS is employed. This means the use of the Master Sync signal sent by the Master Device (in this case the FSM) and the Slave Sync signal returned by the Slave Device when it has placed the desired word on the UNIBUS.

The camera uses a FIFO buffer and so it is not necessary to give it a word address. The FSM supplies a constant address to the TV Camera BIC, and each time it does so it receives a word in return. This makes it possible to transfer the 128 words corresponding to a full line in 63.5 microseconds instead of the active line time of 52.2 microseconds. This reduces the data rate from 2.45 MHz to 2.0 MHz, which is very desirable in order to stay within the capabilities of the UNIBUS.

Several methods of employing the system are possible. The Master Mode permits capturing an entire field of TV data for later processing. The sync system notifies both the TV Camera BIC and the FSM BIC of the start of a new field. The FSM BIC will not request the bus until a signal "Gate Enable" from the TV Camera BIC informs it that the data is ready in the buffer for transfer. When an entire field is being transferred, as in this mode, it is always the odd field selected. When successive fields are captured, processed, and displayed on the monitor, this results in a higher quality picture since the even and odd fields are not intermixed, which would create artifacts. The vertical retrace stops the transfer of data from the camera and also removes the FSM BIC from the Master Mode.


While in the Master Mode, the FSM BIC stops refreshing of the display. As soon as the BIC returns to the Slave Mode, the refreshing is resumed.

## 4.3.1 Timing

The timing for the bus transfers in the Master Mode is shown in Fig. 15. The computer initiates this mode by setting CSR bit 0 to a logical one. When the TV camera BIC card sends GEN (Gate Enable) indicating that it has started the acquisition of data from an odd field (upper, left hand corner of the TV screen), CSR bit zero is strobed into a latch and the Master Mode begins. When bus control is granted, MRES (Master Reset) zeros the counter in the BIC which will step sequentially through the FSM addresses as the field of data is stored. At the same time bus control is granted to the BIC, a one-shot is triggered to measure off a time interval of about 300 microseconds. If the camera interface does not respond with SSYN to the FSM BIC's MSYN along the UNIBUS, an error bit (bit 7) is set in the CSR.

After being granted control of the bus, the TV camera address is placed on the UNIBUS. Following a 150 nanosec. delay to eliminate skewing problems, MSYN (Master Synchronization) is raised by the FSM BIC to request information from the camera. The camera responds with SSYN (Slave Synchronization) as part of the hand-shaking. Since it is the responsibility of the Master device to eliminate skew, the BIC will delay SSYN by 75 nsec -- creating delayed SSYN, designated as DSSYN. DSSYN strobes data into the Write Register and causes MSYN to be dropped. When the TV camera sees MSYN dropped, then it will in turn drop SSYN to complete the bus transaction. (On the logic schematics, SSYN is identified as UDSSYN for undelayed SSYN.)

In order to initiate the FSM write cycle, two conditions must be met. The first is that the TV data has been acquired by the FSM BIC the second is that the memory has completed the previous cycle. Suitable logic involving the RP F/F triggers the RP one-shot after SSYN has fallen.



in turn drop 3SYM to complete the bus transaction. (On the

creating delayed SSYN, designated as ISSYN, DSSYN

Figure 15. Master Mode Timing

is order to initiate the FSM write cycle, two conditions must

previous cycle. Suitable legic involvi-

## 4.3.2 Implementation


In simplified form, Figure 16. shows the generation of the timing signals of Figure 15. At start-up of the Master Mode, the rising edge of the 150 nsec MRES pulse sets the MSYN F/F, which generates MMSYN. The first bus transaction after the Master Mode is entered requires that MSYN be delayed 150 nsec for deskewing. However, thereafter this is not necessary since the address is left on the bus and is unchanged. This speeds up the bus transfers.


After MSYN is put on the bus and the TV camera BIC responds with SSYN, the leading edge of the latter signal, qualified by MASTER and MSYN, NORRED with CABUS -- resets the MSYN F/F. As soon as the TV camera BIC responds by dropping SSYN, this trailing edge of the undelayed signal (UDSSYN) sets the RP F/F to request a memory cycle. This is appropriate because the UNIBUS data was strobed into the Write Register on the leading edge of SSYN and is therefore available.

Since the memory is faster than the number of words converted per line, there is no danger of the CAMERA BIC FIFO getting ahead of the FSM. Therefore, it is safe to use the rising edge of the Q output of the RP F/F to trigger the RP one-shot, which in turn produces a 75 nsec RP, as required by the FSM.  $\overline{\text{RP}}$  then clears the RP F/F.

From the logic diagram it can be seen that  $\overline{RP}$  is also used to advance the Scan Counter, whose output is the address where the next input word will be stored. In order to start the fetch from the TV camera of the next word, the low going RPNOT pulse is used to preset the MSYN F/F.

When MSYN rises, the TV camera is being requested to send another word. Note that this occurs before or at most slightly after the FSM start to write the current word into the current address, thus taking advantage of the fact the FSM has internal registers.








Figure 16. Master Mode Logic

## 4.4 Slave Mode

In the Slave Mode the FSM BIC must permit cycle steals from the UNIBUS while continuing the refresh of the Monitor. This requires care in design because of the very short cycle times involved. Furthermore, when a cycle steal occurs, this means that data normally made available from the FSM to the Monitor is lost. This is one reason why the Sample/Hold Enable signal is included. It makes it possible to "Extrapolate" the last pixel value over the next two pixel locations. If the normal display includes Byte 6, Byte 7, Byte 8, Byte 9, Byte 10, Byte 11, ..., and if Bytes 8 and 9 are not fetched from FSM because of a cycle steal, then it is Byte 7 which should be extrapolated into the positions of Byte 8 and 9 as a substitute. This problem does not arise if the cycle stealing occurs during horizontal refresh -- a period of time of some 11.3 microseconds duration. The heaviest demand on the FSM is from the microprocessor and so the logic in its BIC has been designed to force it to write to the FSM during retrace time. In a two microprocessor system, this is all that is required. However, if a single microprocessor is accessing FSM both to read out pixels and then to write them back after processing, it must be given access during active line time. This is when the cycle stealing is required.

# 4.4.1 Refreshing TV Monitor

In the Slave Mode the most important function of the FSM BIC is the sequential access of 128 words (256 bytes) during the 52.2 microseconds of active line time. These bytes are converted to analog form and displayed on the Monitor.

The logic is shown in Fig. 4-7. The Scan Counter is split into two parts. The seven least significant bits count up the 128 words and come from the Pixel Counter. The eight most significant bits come from the Line Counter. The Scan Counter is advanced only during active line time by CCLK·PCLK-pulses and is cleared at Vertical Retrace time.




Figure 17. Monitor Refresh Logic 46

Basic timing is furnished by the Sync System and consists of a 4.9 MHz clock, the PCLK or Pixel Clock. Through a flip-flop, PCLK is divided by two to produce a clock, CCLK, which is a word-time clock. A signal, Enable or EN, from the camera interface clears the pixel counter at the end of each line while Vertical Drive clears the line counter at the end of a field. EN is inverted and renamed Gated Unblanking or GUNBLK, which is equivalent to horizontal retrace time.

Fig. 17. shows the Line and Pixel Counters, the flip-flop for counting down the PCLK to the CCLK, the one-shot for producing the memory initiate pulse, RP, the Read Register which holds data to be sent to the D/A converter when the FSM indicates Data Available (DA), and the Byte Select Mux which selects the alternate 8-bit bytes from the 16-bit memory word. During an active line time CCLK generates RP to initiate memory cycles. The rising edge of CCLK ANDed with PCLK-will advance the Scan Counter so that the next address is ready well in advance. When CCLK is high the high-order bits of the Read Register are selected; when CCLK is low the low-order bits are selected. The sample and hold module is enabled by PCLK so that the output of the DAC has more than loo nsec to stabilize before its output is latched.

The timing for the Slave Mode is shown in Fig. 18. The duration of the positive-going portion of PCLK is approximately 100 ns. Thus the complete cycle of CCLK, which corresponds to a cycle of the Frame Store Memory, is about 400 ns. K clock is CCLK · PCLK -- and is useful for initiating switching actions and making decisions prior to the leading edge of CCLK -- the latter being the basic clock for timing. Note that in the Slave Mode, during active line time but not during retrace, the leading edge of CCLK triggers the memory with the memory initiate pulse, RP. The latter pulse makes the FSM generate MB, i.e. Memory Busy. Memory Not Busy  $(\overline{\text{MB}})$  must rise before the next cycle. This means that the FSM must cycle in 400 nsec or less. When reading, the signal Data Available, or DA, indicates that the data is ready to be strobed into the Read Register in the BIC, but the read register is actually strobed by KCLK about 20 ns later, during active line time.





Fig. 18. Slave Mode Timing

register is actually atrabed by KCLK about 20 am later, during

Continuing the discussion of active line time, it is desired to permit devices on the UNIBUS, such as the PDP-11 computer itself or the microprocessor, to steal a cycle in order to read or to write memory. The lower part of Figure 18. depicts how this can be done.

Assume that MSYN goes high and assume furthermore that the address on the UNIBUS indicates that the FSM is the SLAVE. Then an internal signal, DEVADD, indicates that this is the case. The K clock is the synchronizing signal to decide whether DEVADD is or is not to be recognized. K clock is convenient since it precedes the rising edge of CCIK and the memory initiate by 100 nsec. From Figure 19, it can be seen that if DEVADD is present and if it is not retrace time, then K clock (CCIK PCIK--) will set the latched LAMSYN F/F. Also, the next K clock will reset LAMSYN and will simultaneously set Slave Busy (SLVBSY), also for exactly one cycle. As LAMSYN is being raised to the logical one state, its output is also setting the Slave F/F so that SLV is taken to a high state, which multiplexes the external address onto the FSM Address Bus. After SLV is in the high state, the memory initiate pulse,  $\overline{RP}$ , will reset  $\overline{SLV}$ . Thus  $\overline{SLV}$  is a rather short pulse which rises with the leading edge of LAMSYN, i.e. during a memory cycle steal, and falls shortly after the memory cycle is initiated, being stable slightly before till slightly after The main use of SLV is during the UNIBUS write because it is a convenient way to set the answering signal, SSYN, required by the UNIBUS protocol in response to MSYN from the Master Device. SSYN says that the data has been received by the FSM and that the transaction is complete. This is not true since the data is in the process of being written into the FSM, but by releasing the UNIBUS early data transactions are speeded up.

Note, however, that LAMSYN can only be set on every other cycle of the FSM during active line time, as depicted in Figure 18. On the first K clock it is set, on the second it it reset, on the third it could be set again as depicted.






Figure 19. Cycle Steal Logic

When reading, the signal KCLK SLVBSY is used to raise SSYN. Thus the K clock is doubly useful. First it provides the time reference for setting LAMSYN to steal a cycle for the UNIBUS; second, the next K clock (which is 300 ns after the memory initiate) provides a useful indication that Data Available has by now been generated by the Memory. Data Available occurs 250 ns after memory initiate.

The bottom half of Fig. 18. shows generation of SSYN depending on whether the stolen cycle was for reading or for writing and also shows when MSYN will drop -- following the rise of SSYN -- and how much time is left for it to be raised again for another cycle steal. When writing, MSYN can be dropped very early based upon SSYN being set by SLV. When reading, MSYN is raised later based upon K·SLVBSY but still in adequate time to permit stealing every other cycle, if desired.

Three submodes can be distinguished when in the Slave Mode:

#### 1. Active Line Time

This is the submode just discussed. In order for the UNIBUS to write or read, it must steal a cycle because normally in this submode the TV Monitor is being refreshed by pixel pairs being read out every 400 ns from the FSM. Fig. 18. and Fig. 19. have shown how this cycle steal can be accomplished.

#### 2. Retrace Time

During horizontal retrace, which lasts 11.3 µs out of the 63.5 µs for the total TV line, there is no need to refresh the monitor. During this time CCLK is no longer permitted to trigger the memory. Instead, the UNIBUS is given sole access to the FSM. DEVADD. MB. SSYN is used to initiate the memory cycle, RP. DEVADD. MB is sufficient to carry out a memory cycle. The purpose of the additional term, SSYN, is to prevent a double memory cycle in case MSYN is slow in being lowered when reading. Data Available at 250ns after memory initiate will set SSYN. Then MSYN should fall in 75 nsec. However, it is possible that it might still be high when the memory cycle is complete.

## 3. Fast Read

This is a special submode where there is no requirement to keep the monitor refreshed and where instead there is a need to read the FSM to the UNIBUS at the highest possible speed. To overcome the access time of the FSM, the word which is already in the Read Register when the UNIBUS sends an address and MSYN is placed on the UNIBUS and SSYN is sent. The first word sent thus has no meaning. However, as it is sent the address just received over the UNIBUS is used to address a word in FSM. By the time the Master device on the UNIBUS requests a second word, the first word is available and is sent. This is a very fast form of block reading based on overlapping the reads in the FSM and the UNIBUS transmission time.

Table 3. summarizes some of the important control signals which must be generated in the various modes. This table serves to specify the design of the actual logic. For example, the signal, TDA, a modified version of Data Available shown in Fig. 17. strobing the Read Register is implemented in Fig. 20. The signal RC6 refers to the CSR register set by the UNIBUS, specifically bit 6. When set, this bit specifies the Fast Read submode. Thus when in retrace or in Fast Read, DA strobes the Read Register; but when in Active Line, the K clock, as specified in Table 3, is the strobe.

It can be verified that the implementation of the clock to the SSYN F/F of Fig. 20. is exactly in agreement with the requirements of Table 3. Similiarly, Fig. 21. shows how RIN, the trigger to the RP pulse generation circuit in the Slave Mode, is implemented -- again in agreement with the requirements of Table 3. The trigger circuitry for the Master Mode is also shown for completeness.

At the top of Fig. 21. the Retrace F/F is shown. This F/F follows GUNBLK, which comes from the synchronization circuitry which times the TV Camera and Monitor. However, Retrace does not always immediately follow GUNBLK or GUNBLK but waits to com-

TABLE 3
SIGNALS REQUIRED TO BE GENERATED IN VARIOUS MODES

	Mode	Generate RP to trigger memory	Clock the Read Register	Generate SSYN Signal for UNIBUS
	74			
1.	Active Line			
	1.1 Writing	CCLK		SLV
	1.2 Reading	CCLK	K clock	KCLK • SLVBSY
2.	Retrace			
	2.1 Writing	DEVADD • MB • SSYN		RP
	2.2 Reading	DEVADD • MB • SSYN	DA	DA
3.	Fast Read			
	3.1			
	3.2 Reading	DEVADD • MB • SSYN	DA	RP






Figure 20. Read Clock and SSYN

and the second of the second









Figure 21. Retrace F/F and Memory Trigger

plete a transaction before changing from retrace to retrace, or vice versa. Note that bit 8 of the CSR, designated RC8, can hold the F/F in a "forced retrace" position. This is useful, as mentioned above, when refreshing the monitor is not of importance compared to speeding up the UNIBUS reading and writing of the FSM. During the forced retrace, the FSM is reserved exclusively for UNIBUS transactions.

## 4.5 Control and Status Register

Reference has been made to the CSR and to the use of its bits to set up modes and submodes of the FSM BIC. This information is summarized here. The CSR bits are employed as shown in the following diagram:



Bit 0 (called RCO in the logic diagrams) places the BIC in the Master Mode. The BIC can reset it after acquiring a field from the camera. Bits 3.2, and 1 designate the stripe of the field now being worked on. Read and Write refer to the ability of the PDP-11 to address this FSM for purposes of stealing a cycle to read or write. If both bits are set, the PDP-11 can do either. It is possible, however, that there are two FSM's and the computer or microprocessor may be reading from one and writing to the other when they are both in the Slave Mode.

As explained earlier, however, in lower order addressing with the PDP-11, to do a write to one FSM requires both Bits 4 and 5 to be set and the other FSM CSR Bits 4 and 5 to be clear. Fast Read and Forced Retrace have been discussed. Earlier it was mentioned that the Error Bit is set when in the Master Mode, no response is obtained within 300 assec.

#### SECTION V

## MICROPROCESSOR BUS INTERFACE CARD

In order for the microprocessor to carry out its DCT/DPCM computations, it must have its input FIFO filled and its output FIFO emptied. Thus the total burden of input/output is taken from the microprocessor and assigned to the Microprocessor Bus Interface Card (MP BIC). This card interfaces to the UNIBUS and not only handles all input/output for the microprocessor but also gives access to the internal registers of the microprocessor to the PDP-11 computer. Thus the computer can load the microprogram of the microprocessor, can force it to a starting address, can read the contents of various registers, can one-step the microprocessor, etc.

Because of the use of the 64-word First-In, First-Out memories at both input and output, the basic task of the MP BIC is to keep the input buffer filled and the output buffer emptied. As Bus Master, for example, the MP BIC can access 16 pixel pairs from the FSM during active line time. During horizontal retrace it can output 16 pixel pairs back to the FSM. Because of the short duration of a TV line (63.5 µsec) the MP BIC makes the highest level request to use the UNIBUS -- the Non-Processor Request (NPR). After a field (actually a stripe 32 pixels in width) has been processed, the BIC interrupts the PDP-11 computer at vertical retrace time. This permits the operator to halt operations if he desires to do so or to change the mode of operation.

#### 5.1 System Modes

There are two configurations of the system and the BIC must be able to handle either. Configuration 1 has but a single microprocessor, while Configuration 2 uses two. These were discussed in an earlier section. Fig. 22. from that section lists pertinent information relative to inputs and outputs. This data can be summarized as in Fig. 23. It shows that the BIC must act as both Master and Slave and must be able to transfer blocks of 16 or 32 words to and from a variety of other units.

	System Mode	Micrôprocessor Input	Input Control	Microprocessor Output	Output Control
i	1. Configuration 1 (Single processor)	16 pp (pixel pairs) from FSM	at horiz. sync but every other line	16 pp to the FSM	during horiz. or vertical retrace
	2. Configuration 2 2a. lst micro- processor	16 pp from the TV camera BIC or from FSM	Following Gate Enable, at horiz sync, every line	32 12-bit coef- ficients to 2nd processor	after input, not horiz re- trace, or dur- ing vert retrac
	2b. 2nd micro- processor	32 coefficients from 1st micro-processor	1st microproces- 16 pp to the sor as Master PSM will fill FIFO	16 pp to the FSW	during horiz. or vertical retrace

Figure 22. System Modes

# Acting as Bus Master

## Input:

16 words from camera BIC

16 words from FSM BIC

32 words from core memory

# Output:

16 words to FSM

32 words to 2nd microprocessor

32 words to core memory

## Acting as Bus Slave

## Input:

32 words from 1st microprocessor

Figure 23. Microprocessor BIC I/O

Upon completion of processing a stribe, the microprocessors interrupt the computer so that it wishs decide what is to be done next. Typically the PDP-11 will simply update the stripe

Consider Mode 2a from Fig. 22. The BIC must, upon receiving the Gate Enable signal from the TV camera BIC, transfer 16 16-bit words from the TV BIC to the Input FIFO of the MP. This transfer must take place during the 52.2 µsec of active line time. This must be done for every line while the stripe is being processed. At the same time (actually during the same 52.2 µsec but after completion of inputting 16 words) the BIC must output 32 coefficients to the second microprocessor. Thus there are 48 UNIBUS transfers during active line time.

Consider Mode 2b of the BIC from Fig. 22. This is one corresponding to that of the second microprocessor, which is performing the inverse transforms. Because the first microprocessor acts as Master and fills the Input FIFO of the second microprocessor, the latter must take responsibility only for outputting 16 words to the FSM. It does this during the 11.3 usec of horizontal retrace.

It is clear that there is a delay from the camera to the 1st MP, from the 1st to the 2nd MP, and from the 2nd MP to the FSM. At vertical retrace time, there is still some data in the pipeline. The microprocessors have been designed so that they continue to compute as long as there is data in the Input FIFO. When there is no data, they stop computing until there is data available. Thus, although vertical retrace has occurred, the MP's continue to compute until all data is passed through the system. This might be referred to as a "fall-through" method of processing the data.

Upon completion of processing a stripe, the microprocessors interrupt the computer so that it might decide what is to be done next. Typically the PDP-11 will simply update the stripe information so that the processing will move on to the next stripe to the right of the one just processed. The PDP-11 can, however, suspend the operations or call for a different type of processing.

# 5.2 Functional Description

The MICROPROCESSOR BUS INTERFACE CARD (MP BIC) block diagram is shown in Figure 24. The five major areas of the MP BIC are the UNIBUS Driver/Receivers, the Microprocessor Driver/Receivers, the Control Logic, the UNIBUS Addressing Logic, and the Microprocessor Addressing Logic.

# 5.2.1 UNIBUS Driver/Receiver

The UNIBUS Driver/Receivers provide the communication paths to and from the PDP-11 UNIBUS. Implemented with AMP26S10's quad bus transceivers with open collector outputs, they allow the MP BIC to send and receive the UNIBUS address, data, and control signals.

The UNIBUS has 18 address signal lines (A17-A00) which allow addressing up to 256K bytes. However, since the MP BIC performs only full word (2 bytes) transfers, the least significant address bit (A00) is not implemented.

A UNIBUS data word is 16 bits in length. In addition to handling normal data words to and from the UNIBUS these driver/receivers provide the MP BIC with a path for an interrupt vector which is sent to the CPU. This interrupt vector is 9 bits wide (DO8-00) and identifies the source of interrupt. The MP BIC is assigned interrupt vectors 1708 and 2708.

Also transfered via these driver/receivers is a status bit generated by the MP BIC which is supplied with the microprocessor status. This status bit indicates when the output FIFO of the microprocessor I/O board is empty.




Figure 24. Microprocessor Bus Interface Card (MP BIC) Block Diagram

# 5.2.2 Microprocessor Driver/Receivers

The microprocessor driver/receiver provide the communication paths to and from the microprocessor (MP). There are four address signals which select registers and functions within the MP. This allows for 32 individual addresses; 16 for sending data to the MP and 16 for fetching data from the MP. These addresses are identified in Table 4. Refer to Section 6 for a detailed description of these registers.

The MP data signals consist of 16 bidirectional lines used to exchange data between the MP BIC and the MP. In most cases this is the same data which is received from or sent to the UNIBUS. There are five control signals which are sent from the MP BIC to the MP and two signals which are sent back from the MP. The five signals sent by the MP BIC are:

- 1. INIT (Initiate) which is sent over the UNIBUS and causes a master reset of the MP.
- 2. SIIF (Shift In Input FIF0) which causes the input FIF0 of the MP to shift in data from the MP BIC.
- 3. SOOF (Shift Out Output FIFO) which causes the output F FIFO of the MP to shift out data to the MP BIC.
- 4. DATAMP (Data to the MP) which controls the direction of the MP data signals.
- 5. SSTB (Slave Strobe) which strobes data into the MP when the MP BIC is receiving data in the slave mode.

The two signals sent by the MP consist of IFIR (Input FIFO input ready) and OFOR (Output FIFO output ready) which inform the MP BIC when data can be sent to or received from the MP, respectively.

### 5.2.3 Control Logic

The control logic of the MP BIC supervises the transmission of data between the UNIBUS and the MP. A block diagram is shown in Figure 25. This control logic can be divided into two major groups: The slave mode logic and the master mode logic.

TABLE 4
MICROPROCESSOR ADDRESSABLE REGISTERS

3.0	AD	DRE	SS	DESCRI	IPTION
MSB	net		LSB	DATA TO MP (WRITE)	DATA FROM MP (READ)
0	0	0	0	RESET A	DATA REGISTER
0	0	0	1	HALT A	n detailed descript
0	0	1	0		Scratch Pad Register
0	0	1	1		
0	1	0	0	Destination Address Reg.	
0	1	0	1	Source Address Reg. A	Pfilaus, There are
0	1	1	0	MARINE ROTHA STRUĞES ONG	
0	1	1	1	Input FIFO	Output FIFO
1	0	0	0	START A	et telling e
1	0	0	1	Control Status Reg.	Control Status Reg. 🗘
1	0	1	0	nuk Catput FIFO) which caus	721AE) WOOD (E
i	0	1	1	Breakpoint Reg.	and to Office
1	1	0	0	Address Counter	Address Counter
1	1	0	1	Control Store 1 (Bits 15-0)	Control Store 1 (Bits 15-0)
1	1	1	0	Control Store 2 (Bits 31-16)	Control Store 2 (Bits 31-16)
1	1	1	1	Control Store 3 (Bits 47-32)	Control Store 3 (Bits 47-32)

<sup>⚠</sup> Addressing of these locations executes the function specified. They are not registers.

A Located on the MP BIC.

<sup>△</sup> Some Status Bits are located on the MP BIC.




Figure 25. MP BIC Control Logic Block Diagram

The slave mode logic allows the MP BIC to receive data from a master device via the UNIBUS or to transmit the contents of MP register over the UNIBUS. This logic includes the Address Decoder and the Slave Bus Control. The Address Decoder receives the address from the UNIBUS and compares the 13 MSB with its own address. If they are the same the MP BIC has been selected and so enables the Slave Bus Control. The Slave Bus Control then causes the MP BIC to function as a UNIBUS slave and provides the appropriate signals required for data transfer. When receiving data DATAMP is high and a slave strobe signal is generated which is used by the MP BIC and the MP to clock data into one of 16 individual registers specified by bits AO4-AO1 of the UNIBUS address. (See Table 4) When reading out of the MP to the UNIBUS DATAMP is in the low state.

The master mode logic allows the MP BIC to request the UNIBUS, to control it as a master, and to transfer data to slave devices as required by the MP. This logic consists of Request Control, NPR/NPG Logic, Master Bus Control, Interrupt Logic, and BR/BG Logic. Using the contents of the address registers for control and the TV sync signals for timing, the Request Control will activate the NPR/NPG Logic to gain access to the UNIBUS. When the bus is granted to the MP BIC the Master Bus Control will be enabled to allow the MP BIC to operate as a master device. The Master Bus Control provides the appropriate signals to the UNIBUS and FIFO's for data transfer between the UNIBUS and the MP. When the transfer is complete, the Request Control will remove the request signal and the MP BIC will relinquish control of the bus.

When an entire stripe of a TV field has been processed, the Interrupt logic will generate an interrupt request to the BR/BG Logic which in turn, will request the UNIBUS. After the bus has been granted to the MP BIC, the Interrupt Logic places the interrupt vector on the UNIBUS data lines and activates the interrupt signal to the PDP-11, indicating completion of the processing.

# 5.2.4 UNIBUS Addressing Logic

In the master mode the MP BIC provides source addresses for UNIBUS Data-In operations (fetch) and destination addresses for Data-Out operations (stores). These addresses are generated by the UNIBUS Addressing Logic which includes Source and Destination Address Registers, Source and Destination Address Counters, Address Mux, and Corner Turning Mux. The block diagram is shown in Figure 26.

Data contained in the Source and Destination Address Registers (SAR and DAR, respectively) is used by the MP BIC for both UNIBUS Addressing and Control Logic operation. These registers are addressed and loaded via the UNIBUS and occupy two of the 16 write addresses assigned to the MP. (See Table 4)

The format for the 16 bit SAR is shown in Figure 27. Bits 15-11 are used for control while bits 7-1 provide addresses.

FSM: When set (true) this bit causes the Control Logic to fetch data from the Frame Store Memory.

CORE: When set this bit causes the Control Logic to fetch data from core memory.

CAM: When set this bit causes the Control Logic to fetch data from the camera.

ALT: When set this bit causes the Control Logic to fetch data during alternate TV lines. This is typically used only in Configuration 1.

CT: When set this bit selects the Corner Turning Mux so that the source address bits are arranged for Corner Turning Addressing of the core memory to fetch "vertically".

ADDRESS: These bits are used to form part of the UNIBUS address when fetching.




Figure 26. UNIBUS Addressing Logic Block Diagram

BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ditw.	FSM	CORE	CAM	ALT	CT	TON	US	ED		AD	DRE	SS		( Tal		NOT

OS THE THE BOT TO THE WAS TO BE SEED THE BOTH OF THE STATE OF THE STAT

Figure 27. SAR Format

BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FSM	CORE	NOT USED	MP	CT	NOT	US	ED		AD	DRE	SS				NOT

Figure 28. DAR Format

The format for the 16 bit DAR is shown in Figure 28. Bits 15, 14, 12 and 11 are used for control and bits 7-1 for addressing.

FSM: When set this bit causes the Control Logic to store data to the Frame Store Memory.

CORE: When set this bit causes the Control Logic to store data to the core memory.

MP: When set this bit causes the Control Logic to store data to the second microprocessor in a system with two microprocessors.

CT: When set this bit selects the Corner Turning Mux so that the destination address bits are arranged for core memory Corner Turning in two-dimensional processing.

ADDRESS: These bits are used to form part of the UNIBUS ad address when storing.

The use of the SAR/DAR words is illustrated by means of Fig. 29. The first line, for example, shows that the source of data will be FSM1 and that, depending upon whether there is one microprocessor or two in the system (bit 12 of the SAR) 16 pixel pairs will be accessed every other line time or every line.

The Source and Destination Counters (SAC and DAC, respectively) are 13-bit counters which form the least significant portion of the UNIBUS address when transfering data to or from the Frame Store Memory or core memory.

The Address Mux is a 17 bit wide multiplexer which selects the proper bits for the UNIBUS address. The bits and the conditions which select them are shown in Table 5.

The Corner Turning Mux is a 10 bit wide multiplexer which controls the 10 least significant output bits of the Address Mux (AM10-AM01) in order to provide the corner turning feature. This is selected by bit 11 of the SAR when fetching and by bit 11 of the DAR when storing.

		SAR BITS														
SOURCE	15	14	/3	12	11	10	4	8	,	6	5	4				
FSMI	1	0	0	B	0	X	×	*	,	1	1	1	O	r	×	×
FSM2	,	0	0	8	0	۲	×	*	1	1	,	0	1	1	X	X
FSM3	,	0	0	1	0	Y	X	x	,	,	1	0	0		X	×
CURE	0	,	0	0	A	×	X	X	0	0	0	1	X	X	X	X
CAMERA	0	0	ı	0	O	(	Y	X	0	0	1	0	0	1	0	×
NONE	0	0	0	X	X	X	X	x	X	X	x	x	r	×	ď	X

0 0	DAR BITS											01 256100				
DESTINATION	15	1.4	13	/2	11	10	9	8	7	6	5	4	7	2	/	0
Fant	,	v	X	O	0	X	1	1	/	,	,	/	O	X	X	×
FEN.Z	,	0	X	0	O	۲	Y	1	1	1	,	U	1	X	x	*
FSA1 3	,	0	×	0	0	Y	*	×	1	1	1	0	0	X	Y	7
CORF	0	1	X	0	A	Y	*	)   (	U	0	0	1	×	ť	X	×
MPI	0	0	X	1	0	X	X		O	0	10	0	U	,	1	Y
MPZ	0	0	X	1	0	X	Y	IX	0	0	0	1	U	1	1	X

A 0 = no corner turning 1 = corner turning

B 0= system modes 2 or 3 1= system mode 1

Fig. 29. Specific SAR/DAR Words

TABLE 5
ADDRESS MUX OUTPUT CONFIGURATION

			SOURCE (FETCH)			DESTINATION (STORE)	ON
		FSM	CORE	CAM	FSM	CORE	MP
3 3	ВТТ	SAR 15	SAR 14	SAR 13	DAR 15	DAR 14	DAR 12
(MS)	17	SAR 07	SAR 07	1 0	DAR 07	DAR 07	1
	16	06	( 06	1	06	06	1
	15	05	05	1	05	05	1
	14	04	SAR 04	1	04	DAR 04	1
	13	SAR 03	SAC 12	1	DAR 03	DAC 12	1
ADDRESS	12	SAC 11	11	0	DAC 11	11	0.
MUX	11	10	10	1	10	10	1
OUTPUT	10	09	09	0	09	09	0
	09	08	08	0	08	08	0
	08	07	07	SAR 07	07	07	DAR 07
	07	06	06	( 06	06	/ 06	6
	06	05	05	05	05	05	05
	05	04	04	04	04	04	04
	04	03	03	03	03	03	03
	03	02	02	02	02	02	/ 02
	02	01	01	SAR 01	01	01	DAR 01
(LS)	01	SAC 00	SAC 00	1	DAC 00	DAC OO	1

When the corner turning bit is not set (false) the output of the Address Mux is passed, unaltered, to the UNIBUS. When the bit is set the five least significant bits of the Address Mux (AM05-01) are interchanged with the next five bits (AM10-AM06).

# 5.2.5 Microprocessor Addressing Logic

The Microprocessor Addressing Logic is a 4 bit wide multiplexer which selects the address bits that go to the MP. When the MP BIC is in the master mode the Mux always addresses the MP FIFO's (code 0111 in Table 4). If the MP BIC is not in the master mode, the UNIBUS address bits A04-A01 are passed unaltered to the MP.

The significance of the above can be seen from an examination of Table 4, which relates the least significant four bits of the address to the appropriate register within the Microprocessor or to the function which is triggered when this address is decoded by the MP BIC. When the MP BIC is in the master mode, it must itself control the MP. It does its fetching and storing of data from or to the Output FIFO or Input FIFO. Both are given the same address, Olll, but there is no confusion because the direction of data flow (Read or Write) makes clear which one is to be used.

In the slave mode, the EIC simply passes through to the MP the four least significant bits from the UNIBUS address. When the computer is addressing the MP, for example, it may be writing into or reading from the Control & Status Register (code 1001); or it can write to the Destination Address Register, Source Address Register, Breakpoint Register, Address Counter, Control Store word 1, 2, or 3, etc. Similarly the computer can read most of these registers.

When the computer "writes" to address 0000 or 0001, it really is not writing data to a register. Instead, when the BIC decodes 0000 during a write, it carries out a reset. When it decodes a 0001, it halts the MP.

### 5.3 Operation

The MP BIC can operate as either a UNIBUS Master or Slave. A single microprocessor's Bus Interface Card acts as a Master both for data input and data output. If there is also a second MP (Configuration 2) it acts as a Slave for receiving data from the first MP and as a Master for data output to the FSM. When it is not acting as Bus Master, a MP BIC can be addressed as a Slave device and be given commands by the PDP-11 computer. At this time its registers can be loaded or read out, and its operations controlled with respect to start, stop, etc.

## 5.3.1 Slave Mode

In the Slave mode the MP registers can be either written into or read from by the CPU. The receipt of MSYN and  $C_1$ =1 (which indicates Data output from the Master) causes the BIC to strobe UNIBUS data into the register specified by UNIBUS address bits AO4-AO1 (see Table 4). The strobe, SSTB, goes true after MSYN is received and remains true until the BIC sends SSYN to the bus and causes MSYN to drop.

If MSYN is received and  $C_1=0$  (Data In to the Master), the BIC enables the contents of the register specified by address bits A04-01 onto the bus and sends SSYN to the requesting device. This data remains on the bus until MSYN is dropped.

As a master device the PDP-11 Computer can read the output FIFO of the microprocessor or can write into the input FIFO. In a two microprocessor system the first MP can send data to the second MP's input FIFO. Hence the MP BIC must be able to respond as a Slave to a Master device's writing to FIFO or reading from FIFO. It does so by generating a signal to "shift in" to the Input FIFO or "shift out" of the Output FIFO, as appropriate. These "shift" signals are generated by the MP BIC upon receipt of MSYN from the Master device.

# 5.3.2 Master Mode

The MP BIC acts as a Master device for data input and output based upon control information passed to it by the computer. The PDP-11 can control the operation of the BIC by loading the Source Address Register (SAR) for data input and the Destination Address Register (DAR) for data output (refer to Figures 27 to 29). The conditions which determine when the BIC will perform as a Master include TV sync signals, UNIBUS accessibility, and data availability.

In the Master mode, the MP BIC has three states; fetch, store, and wait.

FETCH: In this state the MP BIC requests the bus so that it may fetch data from the source device specified in the SAR. When control is granted, the BIC fetches either 16 or 32 words and shifts it into the input FIFO of the MP.

STORE: In this state the MP BIC requests the bus so that it may store data to the destination device specified in the DAR. When control is granted, the BIC shifts data out of the MP output FIFO as required and stores the data via the UNIBUS.

WAIT: If the MP BIC is not required to fetch data (fetch state) or to store data (store state) then no UNIBUS requests are made and the MP BIC remains in the wait state.

The MP BIC is designed to operate in three system modes. These modes (one MP or two MP's performing a 1-Dimensional DCT followed by DPCM or one MP doing a 2-Dimensional DCT) were discussed in Section 5.1. The following information describes the operation of the MP BIC in each of these modes.


# System Mode 1


In this mode data is fetched from the FSM, processed by the MP, (which performs both forward and inverse transforms) and finally stored once again in the FSM. Bit 15 "SFSM", of the SAR is true indicating that the source of data is the FSM. This condition enables the Fetch Request Sync Logic (Figure 30) by forcing CLREQ2 high. This allows the first active TV line (ACTIVE) during vertical drive (VRTDR) to force REQ2 low. This synchronizes the start of fetching to the top of a field and causes the MP BIC to enter the master mode as shown in Figure 31.

In addition, at the end of the first active line time ALT is forced true by the leading edge of BLANK (refer to Figure 32). REQ12, from sync logic, is anded with bit 12 (SALT) of the SAR and ALT which forces REQA high allowing SREQA to go true at the start of the next active line (ACTIVE) putting the BIC in the fetch state. This causes the MP BIC to request the bus via its NPR/NPG logic which was discussed in Section 5.2 (refer to Figure 23). When control is granted the BIC becomes UNIBUS Master and places address and control on the bus and rasies MSYN which causes EOT of the Master Bus Control to go false. When SSYN is received the data is shifted into the input FIFO and MSYN is dropped causing EOT to go true which indicates the end of transfer. EOT, in turn, increments the Source Address Counter (SAC). (SAC is a 12 bit counter which is set to zero whenever SAR is loaded and is used to supply the least significant address bits when addressing FSM.)

After the 15<sup>th</sup> fetch, SAC raises SCT16 (Figure 32) which is anded with SCORE (fetch from core, not). Therefore, when EOT goes low at the beginning of the 16<sup>th</sup> fetch it forces STREM low. At the end of the 16<sup>th</sup> fetch, EOT cause CLREQA to go low which forces SREQA low. This removes the request from the NPR/NPG logic and the BIC relinguishes control of the bus and goes to the wait state.

NOTE: PUR2 is pulled-up to VCC Figure 30. Fetch Request Sync Logic








Figure 31. State Diagrams




Figure 32. Fetch Request Logic

The MP BIC is in the fetch state for approximately 10 µs and then in the wait state for the remainder of the active line time. At the end of the active line time, which is the same as the beginning of horizontal blanking, the BIC will go to the store state if there is any data in the output FIFO. If not, the BIC will remain in the wait state. The purpose of this design feature is to prevent a bus request from occurring each time a word is shifted into the output FIFO by the MP. Otherwise, the latter event would cause the BIC to repeatedly request the bus in order to transfer one word which would cause excessive bus request and grant overhead.

As actually designed, data transfer will occur only if data is in the output FIFO at the start of horizontal retrace and will stop when the FIFO is empty. This means that on the average the number of stores per line time will equal the number of fetches but there are fluctuations.

The Store Request Logic for the store state, is shown in Figure The lower portion is controlled by bit 15 (DFSM) of the Destination Address Register (DAR). This bit causes the MP BIC to store the contents of the output FIFO to the FSM. initiated, provided that the output FIFO is not empty (OFEMPT), with the leading edge of BLANK which forces DREQC high. also causes the bus to be requested with the NPR/NPG logic. When control is granted the BIC becomes bus Master and places address, control and output FIFO data on the bus and raises After the Slave device returns SSYN the BIC increments the Destination Address Counter (DAC) and shifts the output FIFO so that the next word and its address are ready for the next output operation. EOT indicates the end of transfer, as it did in the fetch state. If the active line has occurred prior to the end of transfer, EOT will raise CLRC which will force CLREQC low. Also, if the output FIFO becomes empty, OFEMPT will force CLREQC low. When CLREQC goes low it drops DREQC which removes the request and releases the bus, returning the BIC to the wait state.




Figure 33. Store Request Logic

The leading edge of BLANK, which was discussed above, also forces ALT low which inhibits SREQA from going true. Each successive BLANK will toggle ALT and permit the BIC to enter the fetch state only on alternate lines. The BIC will continue to fetch data every other line time until vertical retrace, at which time VD (Figure 34) goes low and forces VRTDR high.

As a result, OPCOM goes high causing INTALT to go high because INTREQ was initially high. INTREQ remains at zero since INTALT and SALT were low prior to OPCOM going high. This allows the BIC to continue to fetch and store for a second field time. At the end of this second field, however, VD goes low and OPCOM goes high which causes the INTALT high condition to be clocked which forces INTREQ high.

The latter indicates that all the fetching is complete and causes a bus request via the BR/BG logic (Figure 25) so that the PDP-11 can be interrupted. When the interrupt is acknowledged, RESET goes low which causes INTREQ to go low, thus removing the interrupt request. INTREQ going high also clears the SAR which removes SFSM from the sync logic (Figure 30) inhibiting any fetch request until the SAR is reloaded.

At this point, all the data has been fetched and the TV sync subsystem indicates that the system is in vertical retrace. However, there is still data to be stored. Because there is no transition of BLANK to cause DREQC to go high (Figure 33) this is accomplished with DUMPOF which forces DREQC high whenever there is any data in the output FIFO (OFEMPT) during vertical retrace (VBLK). This places the BIC in the "store" state and it functions in the same manner as previously described. The BIC will be able to store all required data before vertical retrace is complete.




Figure 34. Termination Logic

### System Mode 2

In System Mode 2 (two microprocessors) the MP BIC of the first MP fetches data from either the camera or the FSM, processes it, and stores it in the second microprocessor's input FIFO. The second MP processes the data (doing the inverse transform) and stores the results (an image) in the FSM.

If the first MP is fetching data from the camera then bit 13 (SCAM) of the SAR causes REQ1 to go low (Figure 30) at the time the first GEN goes true from the TV Sync. This causes REQ12 to go high, and the MP BIC enters the Master mode. Bit 12 (SALT) of the SAR is low for System Mode 2 causing REQ12 to be anded with SALT which forces REQA high. At the start of the next active line, SREQA goes true and the BIC enters the fetch state and requests the bus. The BIC now functions within this state just as it did for System Mode 1 with the exception that the SAC is not used for the UNIBUS addressing but rather a fixed address is used (refer to Section 5.2.4). After fetching 16 pixel pairs it returns to the wait mode.

If bit 15 (SFSM) had been set in the SAR instead of bit 13 (SCAM) then 16 pixel pairs would have been fetched from the FSM. In this case the process of entering the Master Mode and switching between the Wait State and the Fetch State would be carried out in an identical manner to that of System Mode 1. But note that in System Mode 2 bit 12 (SALT) of the SAR is not set and, therefore, REQA is not dependent upon ALT. This allows fetching to occur every line time as opposed to every other line time for System Mode 1.

The processed data is to be stored in the second MP's input FIFO and therefore, bit 12 (DMP) of the DAR is set. This forces REQB true (Figure 33) which causes DREQB to go true as soon as the MP returns from the Fetch State (the leading edge of  $\overline{\text{SREQ}}$ ). The BIC enters the Store State and data is transferred from the

first MP's output FIFO to the second MP's input FIFO. These store operations via the UNIBUS are the same as for System Mode 1 except that the DAC does not provide the addressing. Instead, a fixed address is used (refer to Section 5.2.4). The MP BIC returns to the Wait State at the end of a transfer (EOT) provided that horizontal or vertical retrace has occurred. This causes CLRB to go high (refer to Figure 33). The BIC also returns to the Wait State if the output FIFO becomes empty (OFEMPT). Either of these conditions cause CLREQB to go low, forcing DREQB low, thus removing the request for the bus.

These fetch and store operations continue until vertical retrace occurs (VD goes low) forcing  $\overline{\text{VRTDR}}$  and OPCOM high (Figure 34) Unlike System Mode 1,  $\overline{\text{SALT}}$  is true and the leading edge of the first OPCOM forces INTREQ to go true, thus terminating the operation at the end of each field. The interrupt process, clearing of SAR, and storing the remainder of the data, is done just as for System Mode 1.

The second MP receives the data as a Slave device and hence does not have to enter a Fetch State. This is controlled by zeroing bit 15 (SFSM), bit 14 (SCORE), and bit 13 (SCAM) of the SAR, thus inhibiting REQ12 of the Fetch Request Sync Logic (Figure 30) from ever going true. Outputting of data from the second MP to the FSM is handled in the same manner as that described for System Mode 1.

#### SECTION VI

#### MODEL 1240 MICROPROCESSOR

Built up from three Am 2901 4-bit slice Schottky TTL microprocessor chips, the Model 1240 is a very high-performance
processor which is ideally suited for signal processing applications. A block diagram of the Am 2901 chip is shown in
Figure 35 and that of the Model 1240 in Figure 36. From
Figure 35 it can be seen that the Am 2901's ALU accepts two
inputs, both of which can come from a dual port RAM in which
there are 16 general registers. Each microinstruction combines
arithmetically or logically two operands and places the result,
unshifted or shifted right or left, back in the second general
register. This result can also be put on the data output bus.
Instead of taking both operands from general registers, the
Am 2901 can accept one input from the Direct Data bus. System
cycle times as short as 150 ns are possible with the Am 2901.

In the Model 1240, pipeline architecture implemented with Schottky TTL circuit provides very fast processing. The Am 2901 elements and other essential subsystems, including scratch pad memory and asynchronous multiplier, have been carefully organized to produce a system structure that can be programmed using a high degree of pipelining. Propagation delays through the various system elements are matched using data latches where necessary and numerous data paths are available so that parallel transfers are possible.

To realize the full potential of this pipeline architecture programs are typically coded entirely in microcode using straight line programming. Using this method a maximum number of parallel operations can occur and the inefficiencies attributable to a hierarchy of code, and resultant program branches, are eliminated.

The microprocessor (MP) is designed so that it can be conveniently interfaced to a host computer as a peripheral device. A special Bus Interface Card (BIC) provides the proper format and protocol required by the host computer.

AD-A072 917


DATA/WARE DEVELOPMENT INC SAN DIEGO CALIF ADVANCED DIGITAL TV SYSTEM.(U) FEB 79 P J ERDELSKY, R V KEELE, G G MURRAY AFAL-TR-79-1006

F/6 9/2

UNCLASSIFIED

F33615-77-C-1198

	2 of 4	<b>E</b>		EST Processor	1 [200-] -3 [200-] -3 [200-]	ENTERNANT JANGGORAN JANGGORAN JANGGORAN JANGGORAN						
	南南南	Miles				M						
				TOTAL TOTAL				STATE OF THE PARTY				EMES EMES EMES EMES EMES EMES EMES EMES
TO SECURE AND ADDRESS OF THE PROPERTY OF THE P				PARTIES AND ADDRESS OF THE PARTIES AND ADDRESS O	134   134		TEN.	ESTABLISHED A TOTAL PROPERTY OF THE PROPERTY O	T Daniel	T	Branch E. 1924 S. 1924	II
NAMES AND STREET			MONTH OF	COMMISSION OF THE PROPERTY OF	主		TARE 1	EDENTE EDENTE		The same of the sa	Marie	ET COMMENT OF THE PROPERTY OF
Michigan Mariana Michigan Mariana TTT	STATESTALLINGS					CONTROL OF THE PARTY OF T	Established Established Extraordistablished Entraordistablished Entraordistablished		SATE ATTRACT  CONTROL OF THE SATE ATTRACT  Experimental of the Sate Attrac	Microsoph Meannean Egyptimings		Management of the control of the con
Maria Salari Maria		TOTAL	IF				Control of the contro		MILETERISE SERVICE PROPRIESTORY		AND MANUAL PROPERTY.	STEP STATES



#### **Distinctive Characteristics**

- 16-word x 4-bit two-port RAMi.
- High speed ALU.
- 9-bit microinstruction word.
- Advanced low-power Schottky processing.
- Four-bit slice cascadable to any number of bits with full carry look-ahead.
- Three-state outputs.
- Shift left, no shift, or shift right entry into RAM from ALU.
- Output multiplexer for direct RAM A-port access or ALU output.
- Status flags include carry-out, sign-bit (negative), overflow and zero detect.
- Four-bit Q-register for scratch pad or accumulator extension.
- Direct ALU entry to Q-register.
- · Shift Q-register left or right.
- RAM-shift and Q-shift are easily cascadable.

#### **GENERAL DESCRIPTION**

The four-bit bipolar microprocessor slice is designed as a high-speed cascadable element intended for use in CPU's, peripheral controllers, programmable microprocessors and numerous other applications. The microinstruction flexibility of the Am2901 will allow efficient emulation of almost any digital computing machine.

The device, as shown in the block diagram below, consists of a 16-word by 4-bit two-port RAM, a high-speed ALU, and the associated shifting, decoding and multiplexing circuitry. The nine-bit microinstruction word is organized into three groups of three bits each and selects the ALU source operands, the ALU function, and the ALU destination register. The microprocessor is cascadable with full look-ahead or with ripple carry, has three-state outputs, and provides various status flag outputs from the ALU. Advanced low-power Schottky processing is used to fabricate this 40-lead LSI chip.

#### MICROPROCESSOR SLICE BLOCK DIAGRAM





Figure 35. Am 2901 Block Diagram



# 6.1 Functional Description

The major functional elements of the 1240 microprocessor have been partitioned onto individual Plug-In-Boards (PIB). These boards consist of:

- 1. Input/Output
- 2. Control Mux
- 3. Function Control
- 4. Control Store
- 5. Data Mux
- 6. Processor
- 7. Multiplier
- 8. Quantizer

The block diagram (Figure 36) shows these boards and their functional relationships in the Model 1240 system.

# 6.1.1 Input/Output Board

The Input/Output (I/O) board provides the means for transfering and buffering data to and from the MP, typically from the host computer. The microprocessor then appears as a specialized peripheral to the computer. Figure 37. is a block diagram of the I/O Board. Four address lines, AO4-AO1, enter the Address Receiver where they are used to address registers and to activate functions within the MP. These addresses and functions are listed in Table 6.

The Control Driver/Receiver sends two signals to the interface. These signals, IFIR and OFOR, indicate the input FIFO input or the output FIFO output is ready, respectively. The following control signals are received by the MP:

- 1. INIT (Initiate) which leads to a master reset of the MP.
- 2. SIIF (Shift In Input FIFO) which transfers data into the Input FIFO.
- 3. SOOF (Shift Out Output FIFO) which causes the output FIFO to transfer data out.




Figure 37. Input/Output Block Diagram

TABLE 6
MICROPROCESSOR ADDRESSABLE REGISTERS

	AD	DRE	SS	DESCI	RIPTION
MSE	3		LSB	DATA TO MP (WRITE)	DATA FROM MP (READ)
0	0	0	0	RESET 🛆	Data Register
0	0	0	1	HALT A SELECTION OF THE SE	This FIFO together with
0	0	1	0	t bits of the PTFO are sent	Scratch Pad Register
0	0	1	1	nt beaganous as of arm abs	Mux bosed. If 8-hit wh
0	1	0	0	of the FIFO togother with	lard or right half world
0	1	0	1	**************************************	zeros are sent to the s
0	1	1	0	(F eldal of refer) advant o	MUXI selects one of for
0	1	1	1	Input FIFO	Output FIFO
1	0	0	0	START A	a sin to savera voctat Still Super voll Control.
1	0	0	1	Control Status Reg.	Control Status Reg.
1	0	1	0	r and the state of	S - 1 0070 Aureno -40
1	0	1	1	Breakpoint Reg.	buffers dats from the M
1	1	0	0	Address Counter	Address Counter
1	1	0	1	Control Store 1 (Bits 15-0)	Control Store 1 (Bits 15-0)
1	1	1	0	Control Store 2 (Bits 31-16)	Control Store 2 (Bits 31-16)
1	1	1	1	Control Store 3 (Bits 47-32)	Control Store 3 (Bits 47-32)

Addressing of these locations executes the function specified. They are not registers.

- 4. DATAMP (Data to the MP) which controls the direction of the bidirectional Data Driver/Receiver.
- 5. SSTB (Strobe) which strobes data into the MP registers.

The Data Driver/Receiver comprise a 16-bit bidirectional transceiver for transfering data to and from the interface.

The input FIFO is a 64 word X 16-bit first-in/first-out storage element which buffers the data received from the interface. This FIFO together with the MUXG provides either 8- or 12-bit words for the MP to process. If 12-bit words are to be processed, the 12 least significant bits of the FIFO are sent to the Data Mux board. If 8-bit words are to be processed, then either the left or right half word of the FIFO together with four leading zeros are sent to the Data Mux board.

MUXC selects one of four inputs (refer to Table 7) and sends them to the interface via the Data Driver/Receiver. It can select status of the MP (refer to Section 6.2), MUXE from the Control Mux board, MUXD from the Processor board, or the output FIFO.

The Output FIFO is a 64 word X 16 bit storage element which buffers data from the MP. Data from the Processor board (YOUT) is clocked into the F Register and then aligned through MUXF. When 12-bit words are loaded, they are right justified with zero fill. If 8-bit words are loaded they are loaded into either the left or right half word.

#### 6.1.2 Control MUX Board

The Control MUX board provides 16-bit data (MUXE) to the MUXC of the I/O board. It is a 16-bit wide, 4:1 MUX which selects one of three groups of 16 bits each from the Control Store board, or the Control Store Address (CSA) which comes from the Function Control Board. (Refer to Table 7.)

TABLE 7
DATA FROM MP FORMAT

				Mu	10			
A DUN FO	1	00	XX	OIXX	10	XX	// XX	040
(15)	15	2702	/	FIFO 15	YT 8/13	*	MUXF 15	1. C
	1/9		,	" 14		*	1' 14	
	13		/	" 13		*	13	
	12	Tarried Married World	,	" /2		*	. 12	
	1	I. MU	x0 11	. 11	WAI	TEF	e 11	e d
	10	,	10	. 10	WAI		" 10	
CLITPUT	9	"	09	. 09	HA	The Court of the C	" 09	
		3 "	28	08	AEG	B-	1. 08	
BITS	1	7 "	67	" 07	BKI		" 01	
	1 6	. "	06	" 06	AMO		, 06	
	1 5		05	. 05	SIE		" 05	
	1 4		04	" 04	RIB		" 01	
	1		05	" 03		SKP	11 03	
	1 2		02	" 02	ENC		11 02	
	1	,,	01	. 01	OFM		" 01	
(25)	1	, .	00	" 00	TFM		11 00	no o
T Locks	1	ми	x O	oinstru ook fün	iolo Sie In Sien	e the puri	MUXE	
INTEXAME! HOME!! AI,AO		00	10		00	01	10	//
(MS)	15	197-678	-			CSIS	(5)1	C\$ 4
	14	-	91-75	rasys b	AEQB	11 14	" 30	" 4
	13	-	-		SEL3	" 13	. 27	. 7
	12	-	-	44 0736	5862	" 12	. 28	11 4
3/15 34	11	DOUT !!	Soutil	OBOL 55	SELI	n 11	7. 27	1. 4
	10	11 10	1 10	45 YE 6	TELO	10	. 26	,, 4
	0							- 41

. 25 CUTPUT CSA 09 . " 09 B BITS . 07 . 22 w .. 14 CZ UZ . 2 (45) 

\* RESERVED FUR INTERFACE

# 6.1.3 Function Control Board

The block diagram for the Function Control board is shown in Figure 38. Control Store bits 18-15 are latched in the Control Store Register for each microinstruction cycle. These bits are decoded to provide the signals that select the register in which the output of the Processor board (YOUT) is to be stored

The Control Logic provides the sequencing of the MP. This is accomplished using a master clock (MCLK) which generates eight overlapping phase clocks for each microinstruction cycle. These phase clocks and their relationship to a microinstruction cycle are shown in Figure 39. The phase clocks are used throughout the MP to produce edges and pulses for the sequential operation of the elements of the MP.

In most cases, the leading edge of TO clocks the results of the completed cycle into the pipeline register and the leading edge of T1 clocks the next microinstruction into the Control Store Registers. The primary clock functions are distributed as follows:

- TO a) The leading edge loads the Data Register of the Processor board every cycle unless inhibited by Control Store bits 27-25.
  - b) The leading edge loads the SP Register of the Processor board if specified by Control Store bits 18-16.
  - c) The leading edge loads the Mult Register of the Multiplier board if specified by Control Store bits 18-16 or 15.
  - d) The leading edge loads the PP Register of the Multiplier board every cycle.
  - e) The leading edge loads the QT Register of the Quantizer board if specified by Control Store bits 18-16.




Figure 38. Function Control Block Diagram




Figure 39. Microinstruction Cycle Timing

- T1 a) The leading edge loads the Control Store Register every cycle time.
  - b) The pulse shifts out data from the input FIFO of the I/O board if specified by Control Store bits 27-25.
- T3 a) The pulse shifts in data to the output FIFO of the I/O board if specified by Control Store bits 18-16.
  - b) The pulse writes data into the Scratch Pad Memory (SPM) of the Processor board if specified by Control Store bit 47.
- T5 a) The pulse writes the Quantizer Table (QT) of the Quantizer board if specified by Control Store bits 18-16.
- T6 a) The clock is used to control the Microprocessor Unit (MPU) of the Processor board.

The MP can be halted by either a reset or a halt function. There are two types of resets:

- System Reset: Generated by the computer system to which the MP is interfaced, it usually acts as a system master reset.
- 2. Program Reset: Generated by writing into the MP addressable register location 0000 (refer to Table 6).

The halt is generated by the host computer writing into the addressable register location 0001 of the MP. If halted, the MP can be started by writing into the MP addressable register location 1000 (refer to Table 6). Once started the MP will begin executing microinstructions until either halted or a wait condition occurs. If the "step" bit is set in the Control Register, the MP will execute only a single microinstruction following each start.

The MP will "wait" if the microinstruction to be executed attempts to read from an empty input FIFO or write to a full output FIFO. When the FIFO causing the wait condition is again ready, the MP will continue execution.

Four LED indicators on the Function Control board identify when the MP is in an execution, wait, halt, and/or breakpoint condition.

The Control Register is loaded with data bits 5-2 when the Control Status Register is loaded. These bits control the step mode, jump condition, Breakpoint enable, and Address Counter disable. The step bit, if set, causes the MP to execute a single instruction following each start function. The jump control bit determines whether to jump to address zero or the address contained in the Breakpoint Register when the microinstruction specifies a jump operation. Breakpoint enable, if set, causes the MP to halt when the contents of the Address Counter are equal to the contents of the Breakpoint Register. The Address Counter disable, if set, inhibits the Address Counter from incrementing. All control and status bits are discussed more fully in Section 6.2.

The Address Counter is a 12-bit counter which can address up to four Control Store Boards. The 10 least significant bits are sent to all four boards and select one of 1K words. Decoding of the two most significant bits provides four select signals, one for each board. The Address Counter can be preset from the data lines as an MP Register (address 1100). The counter is incremented after each microinstruction cycle unless the Address Counter disable bit is set or a jump operation occurs. If a jump occurs and the jump bit is not set, the next address will be at location zero. If the jump bit is set, the next location will be that contained in the Breakpoint Register. When the counter disable bit is set, the address will remain unchanged. A reset will set the counter to zero. Presetting of the Address Counter affects the contents of the Breakpoint

Register so that, following a counter preset, the counter and the Breakpoint Register will contain the same data.

Halting of the MP occurs when the contents of the 12-bit Break-point Register equal those of the Address Counter (assuming the breakpoint enable bit is set). Its contents can also serve as a jump address if the jump bit of the CSR is set and the micro-instruction specifies a jump operation. For this jump, the contents of the Breakpoint Register are loaded into the Address Counter, thus providing the address of the next microinstruction to be executed. The contents of the Breakpoint Register are unaltered in this operation. This register is loaded from the data lines as an MP register (address 1101).

The Comparator compares the 12 bits of the Address Counter with the 12 bits of the Breakpoint Register and forces AEQB true if they are equal.

#### 6.1.4 Control Store Board

The 1240 Microprocessor is capable of addressing up to four Control Store boards. Each board contains 1K words, 48 bits wide. These are the basic microinstructions of the Model 1240 microprocessor. A block diagram for a single Control Store (CS) board is shown in Figure 40. The CSA address and select lines originate from the Address Counter on the Function Control board. The select line enables one of four boards while the address lines select the location to be accessed.

Each board is configured in three 1K X 16 blocks. These blocks are loaded as three independent MP Registers (addresses 1111, 1110, 1101) with the information on the data lines being written into the specified address of the enabled block (WE3, WE2, WE1). During reading of data from the CS, the contents of the address specified is transfered to the interface in 16-bit words via the Control Mux board (refer to Table 6).




Figure 40. Control Store Block Diagram

During MP execution the contents of the location specified by the Address Counter is placed on the CS47-CS00 lines. This data is latched into the Control Store Register at the beginning of each cycle and becomes the microinstruction for the present instruction cycle.

Refer to Appendix A (T-126-1096), Section 2, for the microinstruction format.


## 6.1.5 Data Mux Board

The block diagram for the Data Mux board is shown in Figure 41. Control Store bits 27-25 and 11-00 are loaded into the Control Store Register at the beginning of each execution cycle. Bits 27-25 are used to select one of seven input groups to be sent to the Data Register on the Processor board via the 8:1 mux (MUXA). These groups include:

- 1. Microinstruction Operand (CS11-00)
- 2. Quantizer Output (Q)
- 3. Input FIFO right half word (IFLS)
- 4. Input FIFO left half word (IFMS)
- 5. Multiplier Output (ADD)
- 6. Scratch Pad Memory shifted output (SPM)
- 7. Scratch Pad Memory output (SPM)

The MUXA output format for these groups is shown in Table 8. If CS27, 26 and 25 are all zero the loading of the Data Register is inhibited and its contents remains unchanged.

The 3:8 decoder has three output signals; two to the input FIFO and one to the Data Register. The two to the FIFO shift data out when the FIFO is selected as the input source to the Data Register and the remaining signal enables or disables the loading of the Data Register as required.



Data Mux Block Diagram Figure 41.

MUXA OUTPUT FORMAT

	173	ny	100	*	MUXA			87	50
(CT 27, 26,25	5	111	110	101	100	110	010	100	000
(sw)	11	11 x	4711	Mux63	ANYG3	HOON	11 mos	Ilmes	rsi Al
0 0	10	NIO	01.10	MAXCZ	MUKEZ	010	11 "	01 "	9
	5	SOX	6010	MICKEI	more!	5 :	01 "	10 00	NO
th st	00	80×	9010	museo	MUX60	801.	100 "	30 "	9
cutout	-	X O Y	4707	TF07	IF15	101	80	07	4000
id en eM	•	90 x	9010	37-06	TEIN	90 11	07	90	g S
R175	5	xox	9070	TEOS	IF 13	3011	90	05	18
	*	40 x	4016	TFCY	IFIL !	1101	50	04	
be c	N	103	2163	IFSI	. 11 SE	1107	40	20	la bo
ili die	4	rox	6702	TFOL	TEIN	1102	63	2,	9.1
7		xoı	4101	IFUI	1503	101	20	10	91
(4.5)	0	V 60	0100	TEOO	17.08	1100	10	00	91

bendaar al doldw


## 6.1.6 Processor Board


The Processor board includes the Data Register, Microprocessor Unit (MPU), Scratch Pad Register, Scratch Pad Memory, the MUXD, and the Control Store Register as shown in Figure 42. The Data Register receives selected data from MUXA of the Data Mux board and latches it at the end of each microinstruction cycle. This data is then available for the MPU, MUXD, or the Quantizer Board during the next microinstruction cycle.

The MPU consists of three Advanced Micro Devices Am 2901 four-bit slice microprocessors and a "look ahead carry" generator which speeds up arithmetic operations. The three Am 2901's operate in parallel to provide processing of 12-bit words. The block diagram of the Am 2901 appears in Figure 43 and its instruction set in Figure 44. The output of the Data Register (DOUT) is sent to the Direct Data Input lines of the 2901 and the processed data is sent to the other MP elements via the Am 2901 Y lines (YOUT). The operation of the Am 2901 is controlled by bits 19-24 and 28-39 of the MP microinstruction which is latched in the Control Store Register.

The Scratch Pad Register (SPR) latches the output of the MPU at the end of a cycle if enabled by bits 18-16 of the micro-instruction (refer to Attachment A). The SPR output (SOUT) is available to the Scratch Pad Memory and the MUXD.

The Scratch Pad Memory (SPM) is a 64 X 12 RAM which provides additional data storage beyond the 16 general registers. The SPM is addressed by bits 46-41 of the microinstruction and the write enable is controlled by bit 47. When writing into the SPM, the contents of the SPR are stored at the address specified. The output of the Scratch Pad Memory is available as an input to the MP and to the Multiplier.





	MICR	o cod	E		OURCE ANDS
12	11	10	Octal Code	R	s
L	L		0		٥
L	L	н	1	A	В
L	H	L	2	0	a
L	H	H .	3	0	8
H	L	L	4	0	A
20	L	H	5	D	A
H	H	L	6	D	a
H	H	H	7	D	0

	MICI	OC COD	E	ALU			
18	14	13	Octal Code	Function	Symbol		
L	L	L	0	R Plus S	R+5		
L	L	н	1	S Minus R	S-R		
L	H	L	2	R Minus S	R-S		
L	H	H	3	RORS	RVS		
H	L	L	4	RANDS	RAS		
H	L	H	5	RANDS	AAS		
H		L	6	REX-ORS	RYS		
H	н	н	1 7	R EX-NOR S	AVS		

**ALU Source Operand Control.** 

**ALU Function Control.** 

	MIC	RO COD	E		AM CTION		REG. CTION	Y		TER	SHIF	TER
18	17	16	Octal Code	Shift	Load	Shift	Load	OUTPUT	RAM <sub>0</sub>	RAM <sub>3</sub>	Q <sub>0</sub>	Q3
L	L	L	0	×	NONE	NONE	F→Q	F	×	×	×	×
L	٠.	н	1	×	NONE	×	NONE	F	×	×	×	×
L	н	L	2	NONE	F-B	×	NONE	A	×	×	×	×
L	H	н	3	NONE	F → 0	×	NONE	I F	×	×	×	×
н	L	L	165	DOWN	F/2 → 8	DOWN	0/2 → 0	afet	Fo	IN <sub>3</sub>	00	IN
н	L	н	5	DOWN	F/2 → B	×	NONE	F	Fo	IN <sub>3</sub>	00	×
н	н	L	6	UP	2F → B	UP	20 → 0	F	INO	F <sub>3</sub>	INO	a
н	н	н	7	UP	2F → 8	×	NONE		INO	F <sub>3</sub>	x	0,

X= Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.

8 = Register Addressed by 8 inputs.

Up is toward MSB, Down is toward LSB.

**ALU Destination Control.** 

/	210 OCTAL	0	1	2	3	4	5	6	7
0 5 4 3 L 3	ALU Source ALU Function	A, Q	A, B	0,0	0,8	0, A	D, A	D, Q	0,0
0	Cn=L R Plus S Cn=H	A+Q A+Q+1	A+B	Q Q+1	8	A	D+A D+A+1	0+Q 0+Q+1	D+1
1	Cn = L S Minus R Cn = H	Q-A-1 Q-A	B-A-1 B-A	Q-1 Q	81 8	A-1 A	A-D-1 A-D	Q-D-1 Q-D	D-1
2	Cn = L R Minus S Cn = H	A-Q-1 A-Q	A-8-1 A-8	-0-1 -0	-8-1 -8	-A-1 -A	D-A-1 D-A	D-Q-1 D-0	D-1 0
3	RORS	AVQ	AVB	a	8	^	DVA	DVQ	0
4	R AND S	AAQ	AAB	0	0	0	DAA	DAQ	•
6	Ř AND S	X^Q	AAB	a	•	•	5^A	ō^a	0
6	R EX-OR S	AVQ	AYB	a	•	^	DYA	DVQ	0
,	R EX-NORS	ĀVŌ	AVE	ō		X	DVA	DVQ	ō

<sup>+ =</sup> Plus; - = Minus; V = OR; A = AND; Y = EX-OR

Source Operand and ALU Function Matrix.

Figure 44. Am2901 Instruction Set

MUXD is a 12-bit wide, 2 to 1 multiplexer which selects data from the Data Register (DOUT) or the Scratch Pad Register (SOUT) and sends it to MUXC on the I/O board. The output format is shown in Table 7.

# 6.1.7 Multiplier Board

The block diagram for the asynchronous multiplier which is implemented using the fast 25S05 2X4 multiplier chip appears in Figure 45. MUXB selects either the 12 bit output of the Micro-Processor Unit (YOUT) or the Scratch Pad Memory (SPM) and latches it in the Multiplier Register at the end of an instruction cycle if instructed to do so by the microinstruction. As a speed-up technique, the Multiplier Register data is supplied to the Multiplier as two 6-bit words, each of which is multiplied by the microinstruction operand, bits 11-00, shown as X in the block diagram. At the completion of every instruction cycle the results of these two multiplications are stored in the Partial Product Registers (PPR). During the following cycle the two partial products are summed by the Adder to produce a 12-bit, truncated word which can be stored in the Data Register via the Data Mux board. This pipelining technique is faster than the conventional implementation using a single asynchronous array.

Piggle 46. Am 2901 Instruction Set




Figure 45. Multiplier Block Diagram

done to take into account the different expected "sizes" of the

# 6.1.8 Quantizer Tables

A feature of the Model 1240 Microprocessor is the ability to address a table on a special card. For different applications the exact nature of the tables desired will vary. Of interest in the present application is a quantization table for performing Differential Pulse Code Modulation. After the DCT is performed on 32 adjacent pixels along a TV line within a stripe, the resulting "coefficients" are stored. When the same computation is made for the next TV line, the new group of coefficients should differ little from the previous set. Therefore if differencing techniques are used, it should be possible to transmit the coefficients to the ground station as a form of delta modulation. This will permit a substantial reduction in bandwidth.

Fig. 46 shows how the Quantizer Table fits into the overall system design. The output of the Am 2901 ALU's can under micro-instruction control be sent to the Quantizer Input Register, designated as T in the microinstruction. It then serves as an address to the Quantizer in order to read out a word from a stored table. This output is fed back to the D register, whence it can be read back into the Am 2901's. A second path is also of interest. Output results normally can be sent from the Am 2901 to the Output FIFO through a Multiplexer (MUX). But when the DPCM computation is being performed, the output of the Quantizer Table can be sent through the same MUX to the Output FIFO, thus saving time. The result placed in the FIFO can of course be simultaneously read into the D register.

#### 6.1.8.1 DPCM

Clearly the key to data compression is the DPCM algorithm. It is necessary to compare each coefficient -- whether the first harmonic, second, etc. -- with the corresponding coefficient from the preceding TV line. These preceding coefficients are kept in memory. It is the difference between these two coefficients which is used to enter the Quantizer Tables. Note that the Quantizer is actually made up of several tables. This is done to take into account the different expected "sizes" of the




Fig. 46. Microprocessor Logic


various coefficients. A general rule is that the magnitude of a given coefficient is inversely proportional to its order. Thus the 5th harmonic is expected to be about 1/5th the magnitude of the 1st harmonic. A rough grouping is then possible:

- 1. Group 1: DC coefficient, 1st, 2nd, 3rd, and 4th harmonic
- 2. Group 2: 5th through 11th harmonic
- 3. Group 3: all higher harmonics


Thus there is a need for at least three types of tables. Furthermore, even within a group it may be desirable to quantize differently. Hence 3 tables are reserved for group 1, two for group 2, and two for group 3. These will be explained later. Briefly the output of the Quantizer Table can be considered an approximation or "rounded value" of the input, which as was noted is actually a difference between the coefficient on the present TV line and the corresponding order coefficient from the preceding TV line.

Fig. 47 shows both the Quantizing process which takes place in the Remotely Piloted Vehicle and the "dequantization" which is done on the ground. The former is the more difficult. The current kth order coefficient for line n is shown  $(C_{k,n})$  as an input from the DCT calculation to the Quantizer. Note that the first operation is a differencing with the old (previous line) coefficient,  $C_{k,n-1}$ . However, an approximation to  $C_{k,n-1}$  is employed. In particular, a factor,  $\not\prec$ , where  $0 \leq \not\prec \leq 1$ , is used to attenuate the old value. This will have the effect of removing errors.  $\not\prec$  might be selected to be of the order of 0.9 or so.

Fig. 47a shows that this old, attenuated value is subtracted from  $C_{k,n}$ , and the latter difference, after being truncated, enters the Quantizer. The output of the Quantizer will be compressed to a codeword which is 5, 4, 3, 2, 1, or zero bits. Corresponding to this codeword is a rounded value. As an example, if the input to the Quantizer is 26 in binary, the 5-bit quantized output is 27, the 4-bit one is 29, the 3-bit one is 24, the 2-bit



# (a) Quantizing



(b) Dequantizing

Fig. 47. Use of Quantization Tables

one is 17, and the 1-bit one is 8. This assumes the input was postive. If it were negative, the sign of the output would be negative also since the table is symmetrical.

There is a one-to-one relationship between the codeword transmitted to the ground and the rounded value. Thus when the codeword reaches the ground, it is used to enter a table in order to retrieve the rounded value. This is then used as in Fig. 47b. Since the rounded value is a difference, the previous stored value for this coefficient is attenuated and added to the rounded value to form the estimate of the present coefficient. Note that the old value is then discarded, to be replaced by the estimate for the present line,  $C_{k,n}$ , formed in the same manner at the ground station and in the RPV.

## 6.1.8.2 Implementation

Additional detail of the Quantizer is shown in Fig. 48. The Quantizer Tables are shown at the top of the page. The address from the Microprocessor (MP) is placed in the T register, but the high-order address bits, which select the particular table, come from the microinstruction currently being executed. Note that bits CS14 to CS12 also serve as an address. The output of the Quantizer can be fed back to the MP D (input) register. When the Quantizer is loaded, 8 bits (right justified) are taken from the D register. The Quantizer is actually comprised of 8 1024-bit RAM's, subdivided into separate tables.

At the bottom of Figure 48, it can be seen that the output of the MP, YOUT, can be sent directly to the Output FIFO. However, there is an alternate path so that the Quantizer output, which is sent to the MP, can also come directly through the MUX H, to the Output FIFO. This is useful for laboratory work in which the data transmitted is not a codeword but rather the rounded value itself. Since there is a one-to-one relationship between the two, no generality is lost and greater flexibility is gained for experimentation. This rounded value, which is the output of the compression process, is passed on to the dequantizing





Fig. 48. Loading Output FIFC

process at the simulated ground station. Note the following interesting fact: When a single processor is doing both the airborne computations and the ground-based computations, the value  $C_{k,n}$  generated at the top of Figure 47 is the same as the value which would be generated in the dequantizing in the bottom diagram of Figure 47. Thus there is no need to repeat the latter computation. When a single MP does both computations, it is in the 8-bit output mode (producing two 8-bit pixel values per output word). Hence MUX H is not in a position to load the Output FIFO with values from the Quantizer. Instead, calculated pixel values will be loaded directly from the output of the MP (YOUT).

# 6.1.8.3 Organization of the Quantizer Table

The principal (but not sole) use of the Quantizer Tables is in the DPCM process on the coefficients resulting from a Discrete Cosine Transform performed on 32 pixels along a TV line. It is necessary to understand how the latter coefficients will be scaled. Figure 49 summarizes some pertinent information. With the Data/Ware algorithm, the DCT coefficients will be calculated in 5 iterations. Thus the 6-bit input coefficients with leading sign zero making a 7th bit will grow to 7 + 5 = 12 bits for the DC term. This term is always at least twice as large as the other coefficients, as shown in Figure 49. Next the MP will perform the first step of the DPCM (refer to Figure 47), which is a differencing. Because the DC term is always positive, it will remain at 12 bits; but the other coefficients could now lead to 12-bit results after the subtraction.

As discussed above, the coefficients may be arranged into 3 groups according to size. Figure 49 shows "typical" values for each group, including the sign bit. The lower part of Figure 49. indicates how 6-bit selections are made from each group to enter the Quantizer. A test is first made to see whether the difference must be "limited", i.e. set to the most positive or most negative value because of overflow beyond the selected 6 bits.



Notes: Starting with positive sign (0) and 6-bit pixels, the resulting DC coefficient and other coefficients will be scaled as shown at top of page (including the sign bit). After the first difference of the DPCM, all differences can be 12 bits.

Calling the first 5 coefficients (including DC, 1st harmonic, 2nd, ..., 4th) group 1, the next 7 coefficients group 2, and the rest group 3, "typical 1st differences" in the DPCM are as shown.

6-bit selections are made for each group in order to enter the Quantization Table. Limiting is first carried out. The Table outputs a 6-bit "rounded value"

Fig. 49. Scaling Considerations for DPCM

Figure 50 shows that there are several different tables provided, each 64x8 for the coefficient differences. Three tables are provided for group 1, two for group 2, and two for group 3. As Figure 49 shows, for a group 1 coefficient difference, bits 8 to 3 of the MP output word are directed to table 6, 5, or 4. In case of "overflow" beyond this range, the input to the table is set either to the most postive value, Olllll, or the most negative value, 100001. It is the microinstruction which decides which table to call upon.

For each group of coefficients more than one table is provided. This permits greater or lesser degrees of compression. For example, the DC coefficient might be quantized to 4 bits, the first and second harmonics might be quantized to 3 bits, the third and fourth harmonics might be quantized to 2 bits. This would require that Table 6 be filled with 4-bit quantizer values, Table 5 with 3-bit quantizer values, and Table 4 with 2-bit quantizer values. Since the Quantization Table is a RAM, these values can be loaded by the PDP-11 computer at the start of the experiment.

Figure 51 gives recommended values for the Quantizer Tables depending upon how many bits of quantization are to be permitted. Only positive values are shown in Figure 51, but there is of course an equal amount of space devoted to the negative values so that the tables are symmetrical about zero. The values in the table are the rounded values or approximations to the input difference. For small values of the differences, the steps in the table are rather fine. For larger values, the steps become rather large.

When a difference is sent to tables 6 to 4 by the microinstruction, only bits 8 to 3 of the MP word are used to address the table. Similarly bits 7 to 2 of the MP word are used to address tables 3 and 2; while bits 6 to 1 are used as the address to tables 1 and 0. This serves as an adjustment for the differing expected sizes of the three groups of coefficients and results in a more efficient encoding of the information.

Table 7 "Special" table (256x8) 64x8 Table 6 Table 5 Table 4 Tables for Group 1 Coefficients. Table 3 Table 2 Tables for Group 2 Coefficients Table 1 Table 0 Tables for Group 3 Coefficients

Fig. 50. Detail of Quantization Tables

Continue and a second second

C	output as a	Function of	f number of	wuantizati	on bits
	5 Bits	4 Bits	3 Bits	2 Bits	1 Bit
INPUT					
0	0	1	2	4	8
1	1	1	2	4	8
2	2	3	2	4	8
3	3	3	2	4	8
4	4	5	6	4	8
5	5	5	6	4	8
6	6	7	6	4	. 8
7	7	7	6	4	8
8	9	10	12	17	8
9	9	10	12	17	8
10	. 11	10	12	17	8
11	11	10	12	17	8
12	13	14	12	17	8
13	13	14	12	17	8
14	15	14	12	17	8
15	15	14	12	17	8
16	15	14	12	17	8
17	18	20	24	17	8
18	18	20	24	17	8
19	18	20	24	17	8
20	22	20	24	17	8
21	22	20	24	17	8
22	22	20	24	17	8
23	22	20	24	17	8
24	27	29	24	17	8
25	27	29	24	17	8
26	27	29	24	17	8
27	27	29	24	17	8
28	27	29	24	17	8
29	31	29	24	17	8
30	31	29	. 24	17	8
31	31	29	24	17	8

Note: Positive values shown. Negative inputs produce equivalent negative outputs.

Fig. 50. Detail of Quantization Tables

Figure 51. Quantization Table 122

## 6.1.8.4 Special Table

The seven small tables for quantizing differences in coefficients during the DPCM operation have been described. An eighth table (Table 7) which is 256x8 in size has been provided for greater generality. It was considered desirable to permit a table look-up on pixel values. Hence an 8-bit pixel value can be fed as input to Table 7 and will produce an output also 8 bits in length. This can be done at extremely high speed as pixels are being generated (perhaps during the inverse transformation) prior to being sent to the frame store memory.

The eight bits sent to the special table are bits 11 to 4 of the MP output. Bits 3 to 0 are discarded. This process is sometimes referred to as the use of a "function memory". Prof. Harry C. Andrews of the University of Southern California has stated, "Probably the simplest and yet most powerful enhancement technique is that known as nonlinear point processes. Such processes refer to the mapping of individual pixels to new values independent of their neighboring pixel values. There are many motivating factors behind the use of point processes for image enhancement. Possibly the most sound one is that of attempting the removal of monotonic nonlinearities experienced during imaging. An example of such might be correction for film gamma in a photographic process. However, some less esoteric but more practical point process motivation exists from the desire to simply use the available gray shades of a display device more effectively than might be indicated by the histogram of the scanned images. Consequently, stretching, noise clipping, and histogram equalization become possibly useful candidates."

Thus all that is required is to place the desired mapping function into the special memory. During the inverse transformation -- after the inverse DPCM and inverse DCT -- the pixels are recovered. At this point they can be sent to the special table to attempt enhancement. There are other possible uses for the tables, but the above at least presents some useful concepts for experimentation.

# 6.2 Control and Status Register

The Control & Status Register (CSR) is a 16-bit register which can be written into by the host computer for MP control and read from to determine MP status. This register has address 1001 (refer to Table 6). The contents of the CSR are shown in Table 9. Bits 15-12 are reserved for use in defining the interface between the MP and the computer system. In all, the CSR provides six control bits (05-00) and six status bits (11-06).

In writing into the CSR, the information on the data lines are loaded into the control bits while the status bits remain unchanged. The status and control state of the MP can be monitored by reading the CSR.

# 6.2.1 Control

The following CSR bits control the operation of the MP:

IFM8 (Bit 00): Controls the word length read from the input FIFO into the Data Register. If set ("1") an 8-bit half word is read and if cleared ("0"), a 12-bit word is read.

OFM8 (Bit 01): Controls the word length transfered from the output FIFO to the interface via the data lines. If set, an 8-bit half word is transfered and if cleared, a 12-bit word is transfered.

ENCTR (Bit 02): If set, this bit disables the incrementing of the Address Counter on the Function

Control board. If cleared, the counter is enabled and incremented after each instruction cycle. Disabling the Address Counter does not inhibit jump operations.

ENBKP (Bit 03): If set, causes the MP to halt when the contents of the Breakpoint Register are equal to the contents of the Address Counter.

When the halt occurs, the Address Counter

TABLE 9

MP CONTROL STATUS REGISTER

BIT	TERM	TYPE*	LOCATION**	.0.	.1.	DESCRIPTION
15		127		191 110	19 10 21	200 000 000 000 000 000
14	erc erc	119		Prid CS	1 1	
13	17:		67.		na aga	ender
12	ent.	FLE	(3		101	
11	WAITIF	ω	FC	NO	YES	Wait due to input FIFO empty
	WAITOF	Ω	FC	NO	YES	Wait due to output FIFO full
	HALL	Ø	FC	NO	YES	Halted
1	AEQB	Ø	FC	NO	YES	Address Counter equal Breakpoint Reg.
-3.1	BKP	Ω	FC	NO	YES	Halted at Breakpoint
	AMOVF	Ω	1/0	NO	YES	Arithmetic overflow
	STEP	Ö	FC & 1/0	RUN	STEP	Step Mode
	JUMP	υ	FC & 1/0	RTZ	RTBKP	Jump Control
	ENBKP	Ü	FC & 1/0	DISABLE	ENABLE	Enable Breakpoint
	ENCTR	Ü	FC & 1/0	ENABLE	DISABLE	Enable Address Counter
	OFMB	D	0/1	12-Bit	8-Bit	Output FIFO Mode
_	IFMB	Ö	1/0	12-Bit	8-Bit	Input FIFO Mode

\*C = Control, S = Status

Note: Following a reset all CSR bits are in the "0" state.

<sup>\*\*</sup>FC = Function Control Board, I/0 = Input/Output Board

will have been incremented ahead, and the instruction at the location indicated by the Breakpoint Register will have been executed. If cleared, the MP will not halt when the contents of the Address Counter and Breakpoint Registers are equal.

JUMP (Bit 04):

When a microinstruction directs the MP to execute a jump operation, this bit selects one of two addresses for the jump. If set, the next microinstruction following the jump instruction will be at the location specified by the Breakpoint Register, and, if cleared, it will be at location zero.

STEP (Bit 05):

If set, this bit places the MP in the STEP mode and, if cleared, the MP will be in the RUN mode. In the RUN mode, the MP executes microinstructions until stopped by a HALT command, a reset, or by encountering a breakpoint. In the step mode, the MP halts after the execution of each microinstruction and can then be "stepped" by a START command. (The HALT and START commands are activated by writing into the respective MP addressable registers (refer to Table 6).

# 6.2.2 Status

The status of the MP is indicated by the following bits:

AMOVF (Bit 06):

When set, indicates that an overflow has occurred in the Main Processing Unit while executing an arithmetic function. A reset is required to clear this bit.

BKP (Bit 07):

This bit, when set, indicates that the MP has encountered the breakpoint specified in the Breakpoint Register. This bit cannot be set unless the breakpoint is enabled (ENBKP).

AEQB (Bit 08): If set, this bit indicates that the contents of the Address Counter are equal to those of the Breakpoint Register. This bit is not affected by the state of ENBKP.

HALT (Bit 09): This bit, when set, indicates that the MP is halted.

WAITOF (Bit 10): When set, indicates that the MP is attempting to write to the output FIFO but the FIFO is full. This bit will clear as soon as space becomes available in the FIFO. The MP is in a "wait" condition during this time.

WAITIF (Bit 11): When set, indicates that the MP is attempting to read from the input FIFO but the FIFO is empty. This bit will clear as soon as data becomes available in the FIFO. The MP is in a "wait" condition during this time.

### 6.3 Operation

There are two phases of operations for the Model 1240 microprocessor; Initialize and Execute.

#### 6.3.1 Initialize

The first phase of operation is initializing the Control Store, the Quantizer tables, and the CSR. To initialize the Control Store the MP should first be reset. This insures that the MP is halted and that the control bits of the CSR are cleared. Next, the Address Counter is loaded with the address of the desired location within the Control Store in which a microinstruction is to be stored. Three 16-bit words are next loaded into the specified location by writing into Control Store 1, 2, and 3 (refer to Table 6). The loaded microinstruction can be verified by reading Control Store 1, 2 and 3 and comparing with the original data. This process is repeated until the entire micro-program is loaded into Control Store.

The Quantizer Tables are initialized by the microprogram from Control Store. Data to be loaded into the Quantizer is sent to the input FIFO from the computer system via the interface. The microprogram moves data from the FIFO to the Data Register in one instruction cycle and then writes the output of the Data Register into the Quantizer during the next cycle (refer to Figure 36). The address for the Quantizer is supplied by the output of the MPU and is also controlled by the microprogram.

The control bits of the CSR are loaded by the computer to provide the desired operation of the MP. These bits control the modes of the FIFO's, the Address Counter's incrementing, the Breakpoint operation, the jump destination, and the STEP/RUN mode (refer to Section 6.2).

It will typically be desired to load the Address Counter and the Breakpoint Register with the microprogram starting address and the breakpoint address, respectively.

#### 6.3.2 Execute

The execute phase is activated by writing into the MP addressable register for the START function (refer to Table 6). This removes the MP from the Halt state and begins execution of the microprogram. Execution starts at the microinstruction address in the Control Store specified by the Address Counter. This microinstruction is clocked into the Control Store Registers (refer to Figure 36) and the Address Counter is incremented for accessing of the next microinstruction.

During each execution cycle, data from one pipeline register is processed and/or moved to another pipeline register. The pipeline registers include the following (refer to Figure 36):

Data Register (D) Scratch Pad Register (SP or S)

Multiplier Register (M) Partial Product Register (PP or MI)

Quantizer Register (T) FIFO Register (F)

The letters in parentheses are used to identify these registers in writing microinstructions.

Typical operation begins with inputting data from the input FIFO to the Data Register to be processed by the MPU. After processing, the data is moved to the Multiplier Register, the SP Register, or the T Register. If stored in the Multiplier Register, the data is multiplied by the microinstruction operand (X) and the result is clocked into the Partial Product Register. During the following instruction cycle this data passes through the adder and is then stored in the Data Register where it can be processed further by the MPU.

If the data from the MPU is placed in the Scratch Pad Register, it can then be stored in the 64-word Scratch Pad Memory where it can be accessed later. When accessed, this data can be sent to the Data Register for input to the MP or to the Multiplier Register for a multiply operation.

Data sent to the Quantizer Register is used to address the Quantizer Tables. The data at the location specified is then loaded into the Data Register and sent to the MPU, or it can be sent directly from the Quantizer to the FIFO Register.

The purpose of a pass through the MPU is to permit some processing on the way to the FIFO Register. The data in the FIFO Register is passed to the output FIFO during the next instruction cycle and then sent to the interface via MUXC.

In the RUN mode, the execution of data continues until the MP is Halted or a "wait" condition is encountered. In the STEP mode the MP, after receipt of a START command, executes one instruction cycle and then halts.

### APPENDIX A

MICROPROGRAMMING WITH THE
MODEL 1240 MICROASSEMBLER

# TABLE OF CONTENTS

SECTION	Page
I. General Description	133
II. Microinstruction Format	134
III. Source Language Format	139
IV. Listing Format	145
V. Object Tape Format	147
VI. Operating Instructions	148
LIST OF ILLUSTRATIONS	
A-1. Microinstruction bit assignments	135
A-2. Devices under microinstruction control	136
A-3. Bit assignments for Am2901 source, function and destination control fields	137
A-4. Bit assignments for destination of Am2901 output	138
A-5. Permitted items in microassembler source language	140
A-6. Phrases which load the D Register	143
A-7. Errors detected by the microassembler	146

#### SECTION I

#### INTRODUCTION

Data/Ware Development's D/W 1240 processor is a very high performance microprogrammed computer featuring a cycle time of about 150 nanoseconds. The machine is extensively overlapped and employs Schottky TTL LSI and MSI circuitry to achieve this high performance. The central building block is the Advanced Micro-Devices 4-bit microprocessor slice, the Am 2901. Three of these chips are combined to create a 12-bit word. The microinstructions are stored in a RAM memory, which can be loaded from a host computer. At present the PDP-11 is employed as the host, but any other computer could serve as well. Multiplication of two 12-bit numbers is carried out in a special asynchronous multiplier unit, which also has a 150 nsec cycle time.

Microinstructions consist of 48-bit words and thus can be loaded from the host machine as three 16-bit words. In the present model the microstore is a separate card which holds 1024 microinstructions. However, the backplane is wired so that up to four such cards can be plugged in if it is desired to write a longer program in microinstructions. Fig. A-1 shows the format of the microinstruction and Fig. 2 shows the overall logical organization.

Some of the significant features from Fig. A-2 are the CPU (Am 2901 chips), the multiplier (speeded up by forming two partial products and summing in an adder), the 64 word Scratch Pad Memory, and the input and output FIFO memories to simplify the problem of communicating with the host computer. The method of microprogramming the D/W 1240 using a cross-assembler written in FORTRAN is described in the text.

#### SECTION II

#### MICROINSTRUCTION FORMAT

The microinstruction format is as shown in Figure A-1 and the devices under microinstruction control are shown in Figure A-2. Bits 39-32, 31-28 and 24-16 control the AM2901 microprocessors. The bit assignments are given in Figure A-3, and the corresponding source language is described in Section 3.

Bit 47 is 1 whenever the Scratch Memory is being written. If bit 15 is 1, the Scratch Memory output is loaded into the M Register.

Bits 14-12 are used to form part of the Quantizer address. The contents of the T Register supply the rest.

Bits 0-11 are usually a 12-bit twos complement number by which the contents of the M Register are multiplied. The multiplication is performed in two stages. First two partial products are formed and held in the MI Register. Then on the next cycle, the partial products are added and their sum can be loaded into the D Register. Bits 0-11 can also be loaded into the D Register.

Register D can be loaded from any of seven sources, as indicated by bits 27-25. See Figure A-6 for the bit assignments.

The AM2901 microprocessor output can be directed to any of five destinations, as indicated by bits 18-16. Two bit patterns, however, are also used for other purposes. One causes the contents of the D Register to be written into the Quantizer. The other causes transfer of microcontrol. (Unless this bit pattern is present, microcontrol passes to the next microinstruction.) See Figure A-4 for details and bit assignments.




Figure A-1. Microinstruction bit assignments. The large octal numbers are field numbers.




Figure A-2. Devices under Microinstruction Control

	MICRO	CODE		ALU S	OURCE ANDS
24	23	22	Octal Code		
	L		0		a
L	L	H	1	A	
L	н	L	2	0	Q
L	H	H	3	0	8
H	L	L	4	0	A
H	L	H	5	D	A
H	H	L	6	D	Q
н	н	H	7	D	0

ALLIS	 Onerand	Control

	MICR	O CODE	ALU			
30	29	28	Octal Code	Function	Symbol	
L			0	R Plus S	R+5	
L	L	H	1	S Minus R	S-R	
L	H	L	2	R Minus S	R-\$	
L	H	H	3	RORS	RVS	
H	L	L	4	RANDS	RAS	
H	L	H	5	RANDS	AAS	
H	H	L	6	R EX-OR S	RYS	
н	н	H	7	R EX-NOR S	RYS	

ALU Function Control.

	MICRO CODE			RAM FUNCTION		Q-REG. FUNCTION		RAM SHIFTER		SHIFTER		
21	20	19	Octal Code	Shift	Lood	Shift	Load	OUTPUT	RAMO LO/RI		Q0 LO/RI	U/RC
L	L	L	0		202	NONE	ALU (F <sub>i</sub> )	F	×	×	×	×
L	L	н	1	nge = all	305 W	-	-	F	×	×	×	x
L	н	L	2	NONE	ALU (F <sub>i</sub> )	-	-	A	x	x	×	×
L	н	н	3	NONE	ALU (F <sub>i</sub> )	-	_	F	×	×	×	×
н	L	L	4	LEFT (DOWN)	ALU (F <sub>i+1</sub> )	LEFT (DOWN)	Q-REG (Q <sub>i+1</sub> )	F	F <sub>0</sub>	IN <sub>3</sub>	٥,	IN <sub>3</sub>
н	L	н	5	LEFT (DOWN)	ALU (Fi+1)	-	-	F	Fo	IN <sub>3</sub>	۵0	×
н	н	L	6	RIGHT (UP)	ALU (F <sub>i-1</sub> )	RIGHT (UP)	Q-REG (Q <sub>i-1</sub> )	F	INO	F <sub>3</sub>	INO	03
н	н	н	7	RIGHT (UP)	ALU (Fi-1)	-	-	F	INO	F <sub>3</sub>	x	03

X = Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state

**ALU Destination Control.** 

/	OCTAL	0	1	2	3	9540	5		7
OCTAL	ALU Source ALU Function	A, Q	A, B	0,0	0,8	0, A	D, A	D, Q	D, 0
0	Cn=L R Plus S Cn=H	A+Q A+Q+1	A+B A+B+1	Q Q+1	B B+1	A	D+A D+A+1	D+Q D+Q+1	D+1
1	Cn = L S Minus R Cn = H	Q-A-1 Q-A	B-A-1 B-A	Q-1 Q	B-1 B	A-1 A	A-D-1 A-D	Q-D-1 Q-D	-0-1 -0
2	C <sub>n</sub> = L R Minus S C <sub>n</sub> = H	A-Q-1 A-Q	A-8-1 A-8	-a-1 -a	-8-1 -8	-A-1 -A	D-A-1 D-A	D-Q-1 D-Q	D-1
3	RORS	DVA	AVB	a	•	^	DVA	DVQ	0
4	RANDS	AAQ	AAB	0	0	0	DAA	DAQ	0
5	Ř AND S	Z^O	AAB	a		e in	5^A	5^Q	•
6	R EX-OR S	AVQ	AVB	a		^	DYA	D¥Q	Ó
,	R EX-NORS	AVO	AVB	ō	6	X	DVA	DVQ	ō

+ = Plus; - = Minus; V = OR; A = AND; Y = EX-OR

Source Operand and ALU Function Matrix.

Figure A-3. Bit assignments for AM2901 source, function and destination control fields.

Field 13 - bits 18-16

octal	source language phrase(s)	AM2901 output goes to
0		nowhere
1	p-> S	S Register
2	$D\rightarrow Tn, p\rightarrow T$	T Register*
3	p> M	M Register‡
4	p-,LOUT	Left Output FIFO
5	p->ROUT	Right Output FIFO
6	p→ T	T Register
7	JUMP	nowhere**

Notes: n represents an octal number.

- p represents an AM2901 expression.
- \* Also causes D to be written into the Quantizer.
- \*\* Causes transfer of microprogram control to \$\delta\delta\delta\$
  or breakpoint.
- ‡If bit 15 is 1, AM2901 output goes nowhere and Scratch Memory output goes to M Register.

Figure A-4. Bit assignments for destination of AM2901 output.

#### SECTION III

#### SOURCE LANGUAGE FORMAT

source language for the Model 1240 Microassembler is in ASCII format, and is generally taken from paper tape. Nulls, line feeds and rubouts are ignored. The carriage return is used as a line terminator. Form feeds are not permitted.

Each line of source language generates at most one microinstruction, and must not be any longer than 46 characters (not counting the carriage return that terminates it). Continuation lines are not permitted.

The source language on each line consists of items, which are logically grouped into phrases, and optional comments. A list of the permitted items is given in Figure A-5.

Almost any ASCII string enclosed in parentheses is treated as a comment. It will appear in the assembler listing but will not affect the assembly otherwise. Comments may be placed anywhere except inside items. A comment at the end of a line does not need a right parenthesis. Comments may not contain carriage returns or right parentheses. Nulls, rubouts and line feeds will not appear in the assembler listing.

Items are grouped logically into phrases. Items within a phrase must be in a particular order, but the phrases may appear in any order.

Items should be separated by one or more spaces, but spaces are not required before or after non-alphanumeric characters. Phrases may be separated by spaces and/or commas. (Spaces and commas are generally ignored except as item terminators.)

The item -> (formed with a minus sign and a right angle bracket) may be used interchangeably with -- or TO, or it may be omitted.

symbolic	meaning
·ø	Zero (as AM2901 operand only)
0	Zero (as AM2901 operand only)
D mi gi seldmen	D Register
Q at Lum ages	AM2901 Q Register
Rnn	AM2901 General Register nn
M	M Register
LIN	Left Input FIF0
RIN	Right Input FIFO
Tn on)	Quantizer entry
an S I molthumitatio	S Register
Snn	Scratch Memory location nn
nnnn	Microinstruction Operand is nnnn
LOUT	Left Output FIFO
ROUT	Right Output FIFO
T , T	T Register
JUMP	jump to $\emptyset\emptyset\emptyset\emptyset$ or breakpoint
neseu la treated a	AM2901 addition
m listing but will	AM2901 subtraction
OR	AM2901 inclusive "or"
AND	AM2901 "and"
XOR	AM2901 exclusive "or"
CAND	AM2901 "mask" (RAS)
NXOR	AM2901 "exclusive nor" $(\overline{R_{VS}})$
do a midiiw ameti	multiplied by
->	goes to
Hr Imadda Xam sawa	goes to
TO	goes to
SHIFTED	shifted (divided by 2)
ADDRESS	microcontrol store address
PATCH	patch microinstruction field
END total largest me	end of source language

Figure A-5. Permitted items in microassembler source language.

Here "n", "nn" and "nnnn" mean a single octal digit,

one or two octal digits, and four octal digits,

respectively.

The following two-letter abbreviations may be substituted for the complete mnemonics:

abbreviation	complete mnemonic
LI yawai	LIN
RI	RIN .
LO	LOUT
RO	ROUT
JU TOTAL TOTAL	JUMP
AN STANKE OF THE STANK	AND
XO	XOR
CA	CAND
NX	NXOR
SH	SHIFTED
AD	ADDRESS
PA	PATCH
EN THE PROPERTY AND THE	END

The phrases which load the D Register are shown in Figure 6. If no such phrase appears on a line, the default bit pattern  $\emptyset$  is used.

There are two kinds of phrases used to specify the AM2901 operation and the destination of the result:

first form: r op s -> dest
second form: -r+s -> dest

Here "op" means one of the AM2901 operations +, -, OR, AND, CAND, XOR or NXOR, "dest" means one of the destinations Rn, Q, Rn SHIFTED, S, T, M, LOUT or ROUT, and r and s are one of the permitted combinations.

Trunker b	MINITA TT
D D	III S
ø	Rn
D	ø
D	ø
D	Rn
Rn	Q
Rm	Rn

If the last combination is used and "dest" specifies a register, then it must be the same as that specified by s.

Other permitted phrases are as follows. In most cases, their meanings are clear.

phrase	meaning
S-> Sn	Write S into location n of Scratch Memory.
D-/Tn	Write D to Quantizer Memory.
Sn-> M	Read location n in Scratch Memory to D.
nnnn X M	Multiply M by nnnn.
nnnn-: D	Load nnnn into D.
JUMP	Jump to ØØØ or breakpoint.
PATCH nnnmm	Patch microinstruction field.

If the phrase D->Tn is used, then the output of the AM2901 is routed to T. Inconsistent phrases, such as  $R\emptyset+R1->S$ , may not be used on the same line. A phrase such as  $R\emptyset+R1->R1$  is consistent with D->Tn, however, and will cause  $R\emptyset+R1$  to be loaded into both R1 and T.

The JUMP phrase is inconsistent with any that routes the AM2901 output anywhere outside the AM2901.

The PATCH nnnmm phrase, where nnnmm consists of from one to five octal digits, is used to generate bit patterns which cannot be generated in any other way. It puts the octal number nnn into field mm of the microinstruction, as shown in Figure A-1. Although it may not be possible to fill field 16 this way, it can be filled by nnnn X M. WARNING: Fields 06 and 07 are also used as control fields in some combinations. If these combinations are created by PATCH phrases, a control word will result.

The use of a PATCH phrase to fill a field also filled by a conventional phrase may produce an error flag for that field. However, MMMMMM NNNNNN PPPPPPP (and the object tape) will contain the bit pattern generated by the PATCH phrase.

Field 10 - bits 27-25

octal	phrase	load D from-
0		(do not change D)
and to b	Sn-> D	Scratch Memory output
2	Sn-D SHIFTED	Scratch Memory output + 2
3	M-> D	Adder output
4	LIN-> D	Left Input FIF0
5	RIN-> D	Right Input FIFO
6	Tn-> D	Quantizer output
7	nnnn-> D	Microinstruction Operand

Note: n represents one or two octal digits.
nnnn represents four octal digits.

Figure A-6. Phrases which load the D Register

There are also two assembler directives, which generate control words. Control words are not loaded into microcontrol store, but are used to modify the microcontrol store address or to end the microprogram. Only comments may appear on the same lines with assembler directives.

The assembler directive ADDRESS nnnn generates one control word with field 06 = 1, field  $07 = 110_2$  and field 16 = nnnn, where nnnn is a 4-digit octal number. It causes the next microinstruction to be loaded into location nnnn.

The assembler directive END generates one control word with field 06 = 1 and field  $07 = 111_2$ . It signals the end of the source language.

Repetitious phrases on a single line are permitted, as long as they are consistent. For example, the phrases S67->D, S67->M, RØ-R1->Q, RØ-R1->T are perfectly acceptable on one line. However, S67->D,  $\emptyset$ 137->D will be flagged as an error.

#### SECTION IV

#### LISTING FORMAT

When the microassembler is run in the listing mode, it produces one line of listing in the following format for each line of source code:

LLLL MMMMMM NNNNNN PPPPPP SSS---S

Here LLLL is the location of the microinstruction in microcontrol store. It is omitted if the line generated a control word. The listing fields MMMMMM, NNNNNN and PPPPPP are six-digit octal representations of bits 47-32, 31-16 and 15-Ø of the microinstruction (or control word), respectively. Notice that every field except fields 04 and 05 is represented by one or more octal digits in this format. The listing field SSS---S is a copy of the line of source language. If the line consisted entirely of comments, it will be the only listing field.

If errors are detected, a second line of error numbers is added. A complete list of possible errors is given in Figure A-7. An error in a particular microinstruction field is generally numbered to correspond to that field. Other errors are numbered as indicated. A single error may interfere with the scanner and generate many other errors. Since the microassembler is not designed primarily to detect or correct errors, some errors may escape its notice.

error number	description
00	Field number out of range in PATCH
01	Scratch Write error
02	Scratch Address error
03	error in field 03
04	AM2901 A Address error
05	AM2901 B Address error
06	AM2901 Carry-In error
07	AM2901 Function error
10	error in data to be loaded into D
11	AM2901 Operand error
12	AM2901 Destination error
13	AM2901 Destination error
14	Sn->M error
15	Quantization Select error
16	Microinstruction operand error
17	too many items on one line (25 maximum)
20	unrecognized or misplaced character
21	unrecognized mnemonic
22	misplaced item

Figure A-7. Errors detected by the microassembler. Most error numbers correspond to the field numbers in Figure A-1.

### SECTION V

### OBJECT TAPE FORMAT

When the microassembler is run in the object mode, no listing is produced. An object tape is punched instead. The accompanying printout is not generally intelligible, since the object tape is in binary format.

Each microinstruction or control word is represented by six consecutive 8-bit words on the object tape. This is the most compressed form available, and with it microcode can be loaded at a rate of about 100 microinstructions per minute.

The last word in the object tape is a checksum.

Error messages are not punched into the object tape.

#### SECTION VI

#### OPERATING INSTRUCTIONS

To use the Model 1240 Microassembler, first load it in the usual way. The microassembler will type out its name (in abbreviated form) and wait.

To initiate the listing mode, type in the letter "L", put the source language tape into the reader, and turn on the reader.

To initiate the object mode, <u>first</u> turn on the paper tape punch, <u>then</u> type in the <u>letter</u> "0". The microassembler will punch a length of leader and pause. Then put in the source language tape and turn on the reader.

In either case, when the assembly is complete, the microassembler will again type out its name. Turn off the reader and/or punch and remove the source language and/or object tape. To perform another assembly, proceed again as stated above. To finish the assembly session, type in the letter "S".

To abort an assembly in either mode, simply turn off the reader and then type in (carriage return) END (carriage return).

## APPENDIX B

## DESCRIPTION OF SOFTWARE SUPPLIED

WITH MODEL 1240

VIDEO PROCESSING SYSTEM

Prepared for Wright-Patterson Air Force Base Ohio, 45433 December 1, 1977

## TABLE OF CONTENTS

SECTIO	N	Page
ı.	Introduction	153
II.	Operator Commands	153
	2.1 General Commands	153
	2.1.1 Echo	153
	2.1.2 Ditto	154
	2.1.3 Abort	154
	2.1.4 Comments	154
	2.2 Type Commands	155
	2.2.1 TUn2	155
	2.2.2 TUn <sub>1</sub> n <sub>2</sub> 2	155
	2.2.3 TU?	155
	2.2.4 M2	155
	2.2.5 Tn2	155
	2.2.6 T?	155
	2.2.7 Tr2	155
	2.2.8 TIM⊋ or TJM⊋	156
	2.2.9 La	156
	2.2.10 R2	156
	2.3 Change Commands	156
	2.3.1 CUn <sub>1</sub> n <sub>2</sub> ≥	156
	2.3.2 Mn⊋	156
	2.3.3 Crn₹	156
	2.3.4 CxMP2 or CxMW2	156
	2.3.5 Cn <sub>1</sub> n <sub>2</sub> n <sub>3</sub> n <sub>4</sub> 3	156
	2.4 Action Commands	157
	2.4.1 OSOPD 2	157
	2.4.2 OSOP?	157
	2.4.3 SNAP2 or S2	157
	2.4.4 PTB2	157
	2.4.5 PT2	157
	2.4.6 EXIT?	157
	2.4.7 JSRn <sub>1</sub> or JSRn <sub>1</sub> n <sub>2</sub> or JSRn <sub>1</sub> n <sub>2</sub> n <sub>3</sub>	157
	2.4.8 BD2 or BE 2	157
	2.4.9 JZ2 or JB2	157
	2.4.10 LD2 or LE2	157

# TABLE OF CONTENTS (cont'd)

SECTIO	N	Page
II.	2.4.11 RF2 or RS2	158
	2.4.12 (control P)	158
	2.4.13 <control g=""></control>	158
	2.4.14 XQTn <sub>1</sub> n <sub>2</sub> n <sub>3</sub> 2	158
	2.4.15 LQT2	158
	2.4.16 DUMP2	159
	2.4.17 LMPn 2	159
	2.5 Messages to the Operator	159
	2.5.1	159
	2.5.2.	159
III.	Operating Procedures	164
	3.1 Applying Power	164
	3.2 Start-Up Procedure	164
	3.2.1 Loading the Absolute Loader	164
	3.2.2 Loading the Operation System	165
	3.3 Writing Routines to be Used With the Operating System	165
	3.4 Image Compression	169
	3.4.1 Operation	169
	3.4.2 Forward DCT	169
	3.4.2.1 Method	169
	3.4.2.2 Calculations	170
	3.4.2.3 Forward DCT-Scaling	171
	3.4.3 Forward DPCM	172
	3.4.3.1 Method	172
	3.4.3.2 Scaling	172
	3.4.4 Inverse DPCM	173
	3.4.5 Inverse DCT	173
	3.4.6 Modified FFT for Real Data	180
	3.4.7 Changing Quantization and Compression	181
	3.4.8 Roundoff Errors	183
	3.5 Miscellaneous Routines	183
	3.5.1 Control Store Punch	183
	3.5.2 Absolute Loader	183
	3.5.3 Absolute Punch	185
	3.5.4 Special Load and Punch	185

## TABLE OF CONTENTS (cont'd)

SECTION		Page
III.	3.5.5 Demonstration Routine	186
	3.5.6 Demonstration Programs	186
	2.4.13 <control @2<="" td=""><td></td></control>	
Atta	chment 1 Memory Map	
Atta	chment 2 Software Listings	
	2.1 Operating System	
	2.2 Microprogram	
Atta	chment 3 Paper Tape Index	
	LIST OF ILLUSTRATIONS .	
B-1.	DFT Coefficients Used in DCT Calculations	175
B-2.	Storage Layout at Various Stages of Processing	176
B-3.	awakan awa Art - twa 42 Co.	177
B-4.	Quantization Table Assignments	178
B-5.	Contents of Quantization Tables	179
B-6.	a weight Paurined to be Uned With the	184
ь-о.	modification of Fixers at Left Edges of Stripes	104
	neise dompt saion	
	LIST OF TABLES	
TABL	3.4.2 Forward DCT	
B-1	Command Index	160
B-2	Power-Up Sequence	164
B-3	Registers and Flags	167

Monua and Funch

#### SECTION I

### INTRODUCTION

The 1240 operating system uses an ASCII teletype (or equivalent) to communicate with the operator. It can accept commands from the keyboard or from paper tape, if any, and does not distinguish between these two sources. When accepting commands from either source, it ignores nulls (blank tape), line feeds and rubouts, and does not use the parity bit.

In this manual, an overscore will be used to indicate a control character, i.e.  $\overline{P}$  is the character generated by depressing both the control and "P" keys.

#### SECTION II

#### OPERATOR COMMANDS

A command is generally a combination of letters and octal numbers. The letters may, and the numbers must, be separated by one or more spaces. The octal numbers may be of any length, but only the rightmost digits are significant.

There are three kinds of commands:

- "type" commands, which usually begin with the letter
   "T" and cause the system to type out specified registers or other information.
- "change" commands, which begin with the letter "C" and cause the system to change the contents of specified registers, flags, etc.
- "action" commands, which cause the microprocessor or system to take specified actions.

## 2.1 General Commands

### 2.1.1 Echo

Ordinarily, characters typed or read in will be echoed on the teletype printer. If  $\overline{F}$  character is typed in, the echo will be inhibited, except that the bell will still ring. This feature is normally used when prepared sequences of commands are entered from paper tape and the echo is not wanted. The echo can be restored by typing or reading  $\overline{E}$ .

## 2.1.2 Ditto

If  $\overline{\mathbb{D}}$  ("ditto") is typed or read in, it will be interpreted as being the same as the character typed on the line directly above and will be echoed as such if the echo feature is enabled, as shown below.

 operator types:
 system echos:

 CØ45 Ø Ø 123 D
 CØ45 Ø Ø 123 D

 DD5DDDDDDDD42
 CØ55 Ø Ø 124 D

## 2.1.3 Abort

Each command normally occupies one line and is terminated by a carriage return. (A few exceptional commands are single control characters.) The system echos the command as it is entered, as long as the characters typed are part of a valid command. As soon as this condition is violated, the bell is rung and the offending character is not echoed. The system takes no other action until the carriage return is typed. The carriage return is not always echoed immediately—if the command produces output, it will normally be typed on the same line before the carriage return is echoed. If the command is recognized as invalid only after the carriage return is typed, a question mark is echoed. The command may be aborted by typing  $\overline{X}$ . There is no provision for deleting individual characters.

## 2.1.4 Comments

If a semicolon is typed, it and everything up to the next carriage return,  $\overline{X}$  or  $\overline{P}$  (whose function is described elsewhere) are echoed but are otherwise ignored. This feature is used to insert comments into the command listing.

## 2.2 Type Commands

### 2.2.1 TUna

Type the contents of UNIBUS location n, where n must be even.

## 2.2.2 TUn<sub>1</sub>n<sub>2</sub>?

Type the contents of UNIBUS locations  $n_1$  to  $n_2$ , inclusive. The listing can be aborted by typing in a carriage return, except when the system is in the "paper tape" mode.

## 2.2.3 TU 2

Type the address and contents of UNIBUS location n+2, where n is the address of the last location typed.

## 2.2.4 M2

Type the number of the microprocessor currently connected to the operating system.

## 2.2.5 Tn2

Type the contents of control store location n in octal, partitioned into three 16-bit parts as in a microassembler listing.

## 2.2.6 T2

Type the address and contents of control store location n+1, where n is the address of the last control store location typed.

### 2.2.7 Tr 2

Type register r, where r may be as follows:

r	meaning	comme	ents		
A	address register				o SSMXD 4
D	D register	type	only		
S	S register	type	only		
I	input FIFO	type	last	value	deposited
J	output FIFO	type	only		
В	breakpoint	type	last	value	deposited
P	control & status				* C A
X	source	type	last	value	deposited
Y	destination	type	last	value	deposited

Where a register cannot be read, the value typed is the last value deposited by a Crn command, and is followed by an asterisk.

## 2.2.8 TIM or TJM?

Type the mode of the Input FIFO (P for "pixel", W for "word" as in the CxM commands), or the Output FIFO, respectively.

## 2.2.9 L2

Type "D" or "E" to indicate whether the listing feature is disabled or enabled.

## 2.2.10 R2

Type "F" or "S" to indicate whether the free-running or step mode is selected, respectively.

## 2.3 Change Commands

## 2.3.1 CUn<sub>1</sub>n<sub>2</sub> ?

Deposit n2 into UNIBUS location n1.

### 2.3.2 Mn 2

Connect the operating system to microprocessor number n, where n=1 or 2. The following commands refer to the microprocessor which is connected in this way. The connection persists until changed.

### 2.3.3 Crn 2

Deposit n into register r where r is defined as in Section 2.2.7.

## 2.3.4 CxMP⊋ or CxMW⊋

Change mode of x to "pixel" (8-bit) or "word" (12-bit), respectively, where x is I for the Input FIFO and J for the Output FIFO.

## 2.3.5 Cn<sub>1</sub>n<sub>2</sub>n<sub>3</sub>n<sub>4</sub> ?

Deposit n2n3n4 into control store location n1.

## 2.4 Action Commands

## 2.4.1 OSOPD 2

Disable the operating system overstore protection so the system can be patched with  $CUn_1n_2$  commands.

## 2.4.2 OSOP2

Restore the operating system overstore protection.

## 2.4.3 SNAP 2 or S 2

Take a picture and store it in Frame Store Memory.

## 2.4.4 PTB2

Begin "paper tape" mode. This mode is used when commands such as  $TUn_1n_2$  are read from paper tape.

## 2.4.5 PT 2

End "paper tape" mode.

### 2.4.6 EXIT 2

Exit from the operating system and halt. When the "continue" button is pressed, the Absolute Loader is actuated.

# 2.4.7 JSRn<sub>1</sub>2 or JSRn<sub>1</sub>n<sub>2</sub>2 or JSRn<sub>1</sub>n<sub>2</sub>n<sub>3</sub>2

Jump to a user-coded subroutine whose entry address in  $n_1$ . The subroutine can return to the operating system by executing a RTS %7 instruction. When additional numbers are typed in, the subroutine can reference  $n_2$  as (%5) and  $n_3$  as 2(%5).

## 2.4.8 BD2 or BE 2

Disable or enable the breakpoint feature, respectively.

## 2.4.9 JZ ≥ or JB ≥

Jump to zero or to the breakpoint, respectively.

## 2.4.10 LD2 or LE2

Disable or enable the listing feature, respectively.

### 2.4.11 RF 2 or RS ?

Select the free-running or step mode, respectively.

### 2.4.12 <control P>

Master clear the microprocessor.

### 2.4.13 <control G>

Start the microprocessor. If the step mode is selected, the microprocessor will halt after one step. If the free-running mode is selected, it will run until it is halted. If the listing feature is enabled, the address, microinstruction, and D register contents as altered by the microinstruction will be typed for each microinstruction. If the listing feature is enabled in the free-running mode, the listing may be aborted by typing a carriage return, except when the system is in the "paper tape" mode.

## 2.4.14 XQTn<sub>1</sub>n<sub>2</sub>n<sub>3</sub> 2

Execute the microinstruction by loading it into control store, stepping the microprocessor, and then restoring the original contents of control store. The quantizer cannot be loaded in this manner, since quantizer loading instructions are pipelined in such a way that they cannot be executed singly.

### 2.4.15 LQT ?

Load the quantizer from core memory according to the following map:

Core Location of Table Entry with -

Table	Lowest (Negative) Address	Highest (Positive) Address
0	10000	10176
1	10200	10376
2	10400	10576
3	10600	10776
4	11000	11176
5	11200	11376
6	11400	11576
7	11600	12576

The table entry is stored in the six least significant bits of the indicated core location. Other core bits are ignored. When the operating system is loaded, this core area is filled as shown in Attachment 1. It may be altered with the  ${\tt CUn_{1}^{n}n_{2}^{n}}$  command, punched out with the Absolute Punch, and reloaded with the Absolute Loader.

## 2.4.16 DUMP 2

Type out the contents of the address, D, S and Q registers, Am2901 internal registers R0 to R17, and Scratch Pad Memory locations S0 to S77, respectively. The registers and Scratch Pad Memory locations are restored after the dump. The listing cannot be aborted.

### 2.4.17 LMPn 2

Load a microassembler object tape from the high-speed reader into control store, incrementing all addresses by n. If n is omitted, it is taken to be zero. The operating system will type out the bottom and top addresses of the segments loaded.

## 2.5 Messages to the Operator

### 2.5.1

The message "BAD ADDRESS" means that an attempt has been made to reference an odd or nonexistent UNIBUS location or a nonexistent microprocessor or register, or to write into a read-only register or memory location.

### 2.5.2

The message "RUNNING" means that an attempt has been made to read the S or D register of a microprocessor or change its configuration while it is running. When run status is requested, however, this is not an error message, but merely indicates that the microprocessor is running.

TABLE B-1
COMMAND INDEX

To gild insufficient asset the eds of before at the eller add

Section	Command (N)	Types out	Notes
2.2.1	TUn	UNIBUS location n	(U)
2.2.2	TUn <sub>1</sub> n <sub>2</sub>	UNIBUS locations n <sub>1</sub> to n <sub>2</sub>	(U),(A)
2.2.3	TU	UNIBUS location n+2	(X),(U)
2.2.4	М	number of current micro- processor	
2.2.5	Tn	microinstruction at location n	(I)(H)
2.2.6	Т	microinstruction at location n+1	(I),(X) (H)
2.2.7	TD	microprocessor D register	(H)
2.2.7	TS	microprocessor S register	(H)
2.2.7	TP	microprocessor control and status	
2.2.7	TI saitheredo	last word pushed into input FIFO	(*)
2.2.7	TJ	word popped from output FIFO	(P)
2.2.7	TB	microprocessor breakpoint	(*)
2.2.7	TX	source control	(*)
2.2.7	TY	destination control	(*)
2.2.7	TA	address of current micro- instruction	(H)(E)
2.2.8	TIM	input FIFO mode (P or W)	ile date
2.2.8	TJM	output FIFO mode (P or W)	Whiten
2.2.9	L	listing status of current m microprocessor (E or D)	
2.2.10	R eed ant Jque	run status of current microprocessor (F or S)	en edf
and brees a	i ennerto vo n	ensupproportion a lo resilver C m	R ent

TABLE B-1
COMMAND INDEX
(continued)

Section	Command(N)	Changes	То	Notes
2.3.1	CUn <sub>1</sub> n <sub>2</sub>	UNIBUS location n <sub>1</sub>	n <sub>2</sub>	(U)
2.3.2	Mn	current micro- processor	n(1 or 2)	0.4.0
2.3.3	Crn	agil sajed etaki		3.4.5
2.3.3	CIn	input FIFO mode	n	(Q),(H)
2.3.3	CPn	microprocessor control & status	n	(H)
2.3.3	CBn	microprocessor breakpoint	n	(H)
2.3.3	CXn	source control	n	(H)
2.3.3	CYn	destination control	n	(H)
2.3.3	CAn	current micro- instruction address	n	(H),(E)
2.3.4	CIMP	input FIFO mode	pixel	(H)
2.3.4	CIMW	input FIFO mode	word	(H)
2.3.4	CJMP	output FIFO mode	pixel	(H)
2.3.4	CJMW	output FIFO mode	word	(H)
2.3.5	<sup>Cn</sup> 1 <sup>n</sup> 2 <sup>n</sup> 3 <sup>n</sup> 4	microinstruction at location n <sub>1</sub>	<sup>n</sup> 2 <sup>n</sup> 3 <sup>n</sup> 4	(H),(I)
(0)		Steps or steps		11000

TABLE B-1
COMMAND INDEX

# (continued)

Section	Command(N)	Does		Notes
2.4.1	OSOPD	overstore protection	disabled	
2.4.2	OSOP	overstore protection	enabled	1.0.1
2.4.3	SNAP	take a picture		\$75.4
2.4.4	PT	begin paper tape commands	200	0.47.3
2.4.5	PTE	end paper tape commands	110	(
2.4.6	EXIT	exit from operating system		
2.4.7	JSR	jump to user coded subroutine		
2.4.8	BD	breakpoint	disabled	(H)
2.4.8	BE	breakpoint	enabled	(H)
2.4.9	JZ	jump status	zero	(H)
2.4.9	JB	jump status	breakpoint	(H)
2.4.10	LE	listing status	listing	(H)
2.4.10	LD	listing status	no listing	(H)
2.4.11	RF	run status	free	(H)
2.4.11	RS	run status	single step	(H)
2.4.12	P pagaga	master clears microprocessor		(C)
2.4.13	G	starts or steps microprocessor		(C)
2.4.14	XQTn <sub>1</sub> n <sub>2</sub> n <sub>3</sub>	executes micro- instruction n <sub>1</sub> n <sub>2</sub> n <sub>3</sub>		(I),(H)
2.4.15	LQT	load quantizer tables		(H)
2.4.16	DUMP	dump microprocessor contents		(H),(D)
2.4.17	LMP	load microprogram from paper tape		(H)

## Notes to Command Table

- (N) n,n<sub>1</sub>,n<sub>2</sub>,n<sub>3</sub>,n<sub>4</sub> indicate octal numbers, separated by spaces if necessary
- (U) The UNIBUS locations must be even and represent whole words. Special registers usually have UNIBUS locations, but they should not be handled by this command because of possible interference with system error protection features.
- (A) The listing produced by this command may be aborted by typing  $\overline{X}$ .
- (H) Microprocessor must be halted.
- (\*) The word typed out is not actually read from the hardware register in which it resides. It is a copy of what was last written out, and is followed by an asterisk.
- (P) The output FIFO is popped when this command is executed. If it is empty, an appropriate message will appear.
- (I) The microinstruction format is AAAA BBDB CCCC, where AAAA, BBBB and CCCC represent bits 47-32, 31-16 and 15-0, respectively.
- (X) Here n is the address last typed.
- (Q) Pushes n into input FIFO. If the FIFO is already full, an appropriate message will appear.
- (C) A one-character command not necessarily followed by a carriage return.
- (D) Types out microprocessor D, S and Q registers, general registers  $R\emptyset-R17$  and scratch memory registers  $S\emptyset-S77$ , in that order.
- (E) The "current" microinstruction is the first one to be executed when the microprocessor is started.

### SECTION III

### OPERATING PROCEDURES

## 3.1 Applying Power

Apply power as indicated in Table B-2.

TABLE B-2

### POWER-UP SEQUENCE

step	Action	Location	Indication	
1	Switch on Camera	Rear of Camera Housing	Red Lamp will Light	
2	Switch on TTY	TTY	y Spran	
3	Connect System to AC power	Rear of Rack	saaanoogoonii saaya baaw siiT	
4	Switch on "AC MAIN"	AC Panel (119510)	Amber Lamp will Light	
5	Switch on "ADC"	DC Panel (119520)	Red Lamp will Light	
6	Switch on "TVI"	DC Panel (119520)	Red Lamp will Light	
7	Switch on "FSM"	DC Panel (119520)	Red Lamp will Light	
8	Switch on "MP"	DC Panel (119520)	Red Lamp will Light	
9	Switch on Expansion Box	Expansion Box	Red Lamp will Light	
10	Switch CPU to "DC ON"	CPU	"DC ON" will Light	
11	Switch on H.S. Tape Reader	H.S. Tape Reader	carringe retu Types out wis	
12	Switch on Monitor	Inside Door of Monitor	registers RF-	

Note: Reverse order of steps when turning system off.

## 3.2 Start-Up Procedure

## 3.2.1 Loading the Absolute Loader

Boot the CPU from the front panel. Put the ABSOLUTE LOADER -HS PATCH tape into the <u>teletype</u> reader (not the high-speed reader). Notice that the leader portion of this tape does not consist of nulls. Turn on the reader and type in TT2.

The teletype reader will read to the blank area in the middle of the tape and halt. Press the "continue" button on the front panel. The Teletype reader will read to the blank area at the end of tape, but it will not halt. As soon as it reaches the blank area at the end of tape, halt the CPU and make the following patches:

deposit 000167 into location 77620 deposit 177454 into location 77622

## 3.2.2 Loading the Operating System

Put the Operating System tape into the high-speed reader and start the CPU at location 077500 (the Absolute Loader). The computer should read the entire tape and then halt. If it halts before the end of tape, or if it reads to the end of tape but does not halt, load the Operating System tape again. Other segments can be loaded in the same way.

Start the Operating System at location 000000. It will respond by typing out its name. Both microprocessors will be master cleared.

The Operating System can be manually restarted at location 000000 or at location 005074. When restarted at 000000, it will master clear both microprocessors, but options previously set will not be affected. When restarted at 005074, it will be ready to accept commands, but nothing will be done to the microprocessors.

The Operating System is then prepared to accept commands from the Teletype keyboard.

3.3 Writing Routines to be Used With the Operating System User-coded routines can be called by the Operating System by means of the JSR command. Return to the operating system can be accomplished by an RTS %7 or a TRAP 20 instruction.

A user-coded routine can access many registers and flags in the microprocessors and Operating System as shown in Table B-3. The TRAP instruction is used by the Operating System to access many of its own subroutines. Those which can be used to good advantage by user-coded subroutines are described in detail in the remainder of this section.

### TRAP Ø

Read or accept a character from the teletype reader or keyboard into the less significant byte of RØ and clear the other byte. Do not process special characters. Usually used for reading binary tapes.

### TRAP 2

Type, or type and punch, the character in the less significant byte of RØ. Usually used for punching binary tapes.

### TRAP 4

Read or accept a character from the teletype reader or keyboard into bits  $7-\emptyset$  of  $R\emptyset$ . Clear the parity bit. Ignore nulls, line feeds and rubouts. Process the special characters <control D>, 
<control E> and <control F>.

#### TRAP 6

Type the characters in bits 7- $\emptyset$  of R $\emptyset$ . Inhibit output if this option is in effect. Supply a line feed after each carriage return.

## TRAP 10

- .BYTE c<sub>1</sub>,a<sub>1</sub>-.
- .BYTE c2.a2-.
- .BYTE cn,an-.
- .BYTE Ø,a-.

TABLE B-3
REGISTERS AND FLAGS

Action		MP1	ľ	MP2	Curre	ent
master clear (w)	CLR	164øøø	CLR	164ø4ø	CLR @	1ØØØ
start (w)	CLR	164ø2ø	CLR	164ø6ø	CLR @	1Ø2Ø
halt (w)	CLR	164øø2	CLR	164ø42	CLR @	1Ø22
D register (R)		164ØØØ		164ø4ø	@	1ØØØ
S register (R)		164øø4		164ø44	@	1004
Source register (w)		164Ø12		164ø52	@	1Ø12
Dest. register (w)		164ø1ø		164ø5ø	@	1Ø16
Input FIFO (w)		164ø16		164ø56	@	1ø16
Output FIFO (R)		164ø16		164ø56	@	1Ø16
Control & Status		164ø22		164ø62	@	1Ø22
Breakpoint (w)		164ø26		164ø66	@	1ø26
Microinst. address		164ø3ø		164Ø7Ø	@	1Ø3Ø
Microinst. bits 15-0		164ø32		164072	@	1Ø32
Microinst. bits 31-16		164ø34		164074	@	1Ø34
Microinst. bits 47-32		164ø36		164076	@	1ø36
run option (P)		1074		1114	@	1Ø54
list option (Q)		1Ø76		1116	@	1ø56
(R) = read only						
(w) = write only						
(P) = ASCII "F" or "S"						
(Q) = ASCII "D" or "E"						

If  $(R\emptyset) = c_k$ , branch to  $a_k$ ; otherwise branch to a. Note  $c_1 = \emptyset$  is permitted. Usually used to branch on characters, since bit 7 of  $R\emptyset$  must be zero. Note  $a_k$ -. must be nonnegative; only forward branches are allowed.

TRAP 12

Type a carriage return and line feed.

TRAP 14

+ pointer

+n

Type a space and then n octal digits of data, where "pointer" is the address of the address of the data.

TRAP 16

.ASCII /message/

.BYTE Ø

.EVEN

Type the message, which is any string of ASCII characters not containing a null.

JSR %5, 64Ø6

Read a character from the high speed reader into the less significant byte of  $R\emptyset$  and clear the other byte.

JSR %5, 5726

.WORD (bits 47-32)

.WORD (bits 31-16)

.WORD (bits 15-0)

Load the microinstruction from the calling sequence into location 0 of the current microprocessor, execute it, and then restore location 0.

## 3.4 Image Compression

## 3.4.1 Operation

- 1. Load the Operating System in the manner set forth in Section 3.2.2.
- 2. Load the forward and inverse transforms into microprocessors 1 and 2, respectively, with LMP commands.
- Load the Quantizer in microprocessor 1 with the LQT instruction.
- 4. Load the forward and inverse transform patches for the desired compression mode into microprocessors 1 and 2, respectively, with LMP commands (otherwise no compression will occur).
- 5. Type JSR 134002 to start the microprocessors. Type a second carriage return to stop the microprocessors and return to the Operating System.
- 6. To change to a different mode of compression, start over again at step 4.

### 3.4.2 Forward DCT

## 3.4.2.1 Method

The pixels  $g_0, g_1, \ldots, g_{31}$  come in through the Input FIFO's in that order. Pixels with even subscripts  $(g_0, g_2, g_4, \ldots, g_{30})$  come in through the right FIFO and other pixels come in through the left FIFO. Therefore, the Input FIFO must be in the pixel mode.

The (scaled) DCT is computed:

$$A_{k} = \sum_{j=0}^{31} g_{j} \cos \left[ (j + \frac{1}{2})k\theta \right]$$

$$k = 0, 1, \dots, 31$$

$$\theta = \pi/32$$

According to the Data/Ware algorithm,

$$A_{k} = R_{e}(w^{\frac{1}{2}k}B_{k}), \quad k = 0,1,...,16$$

$$A_{32-k} = -Im(w^{\frac{1}{2}k}B_{k}), \quad k = 1,2,...,15$$

$$w = e^{i\theta}$$

where  $B_0, B_1, B_2, \ldots, B_{31}$  are the DFT (discrete Fourier transform) of the pixels in a different order, viz.,  $g_0, g_2, g_4, \ldots, g_{30}, g_{31}, g_{29}, \ldots, g_1$ . The verification of this fact is straightforward.

The coefficients  $B_k$  are calculated by a modification of the Fast Fourier transform which takes advantage of the fact that the input data are real. This method computes only the coefficients  $B_0$  through  $B_{16}$ . The other coefficients are their conjugates, and are not used in the DCT calculation in any event. The DFT coefficients used in the calculations are listed in Figure B-1.

#### 3.4.2.2 Calculations

The coefficients  $I_0, I_1, I_2, J_0, J_1, \ldots, P_1, P_2$  of DFT's of length 4 are first computed directly from the definition. The DFT coefficients of a,b,c,d are (a+c)+(b+d), (a-c)+(d-b)i, (a+c)-(b+d), respectively. The results are stored as indicated in column (A) of Figure 2. The real parts of  $I_1, J_1, \ldots, P_l$ , are stored in RØ-R17 and S2Ø-S37, the imaginary parts are stored in SØ-S17. The negatives of  $J_2, N_2, L_2$  and  $P_2$  are stored for convenience in later processing, instead of  $J_2, N_2, L_2$  and  $P_2$  themselves.

The DFT's of length 8 are computed from the DFT's of length 4 by means of the FFT algorithm, modified to take advantage of the symmetries created by real data (see Section 3.4.6). The results are stored as indicated in column (B) of Figure B-2. Real parts of complex coefficients are generally stored in RØ-R17 and S2Ø-S37, imaginary parts are stored in SØ-S17. The exceptions are noted. Only  $45^{\circ}$  butterflies are used in this step.

The DFT's of length 16 are then computed from the DFT's of length 8 by the "next column of butterflies", and the results are stored as indicated in column (C) of Figure 2.

Then  $B_0, B_1, \ldots, B_{16}$  are computed by the "last column of butter-flies", and are stored as indicated in column (D) of Figure 2.

Finally, A<sub>16</sub>,A<sub>0</sub>,A<sub>1</sub>,A<sub>31</sub>,A<sub>2</sub>,A<sub>30</sub>,A<sub>3</sub>,A<sub>29</sub>,A<sub>4</sub>,A<sub>28</sub>,A<sub>5</sub>,A<sub>27</sub>,A<sub>6</sub>,A<sub>26</sub>,A<sub>7</sub>,A<sub>25</sub>,
A<sub>8</sub>,A<sub>24</sub>,A<sub>9</sub>,A<sub>23</sub>,A<sub>10</sub>,A<sub>22</sub>,A<sub>11</sub>,A<sub>21</sub>,A<sub>12</sub>,A<sub>20</sub>,A<sub>13</sub>,A<sub>19</sub>,A<sub>14</sub>,A<sub>18</sub>,A<sub>15</sub>,A<sub>17</sub>
are computed, in that order. As each DCT coefficient is computed,
a DPCM is performed on it and the result is sent to the Output
FIFO in 12-bit form, except for A<sub>28</sub>,A<sub>29</sub>,A<sub>30</sub> and A<sub>31</sub>, which are
computed but not sent to the Output FIFO. Therefore, the Output
FIFO must be in the word mode.

#### 3.4.2.3 Forward DCT-Scaling

Each pixel  $g_j$  is in the range  $0 \le g_j \le 63$ . Hence

$$0 \le A_0 \le \sum_{j=0}^{31} 63 = 1953$$

and for  $k \neq 0$ 

$$A_{k} = \sum_{j=0}^{31} (g_{j}-31.5) \cos \left[ (j+\frac{1}{2})k\theta \right]$$

$$+31.5 \sum_{j=0}^{31} \cos \left[ (j+\frac{1}{2})k\theta \right]$$

$$= \sum_{j=0}^{31} (g_{j}-31.5) \cos \left[ (j+\frac{1}{2})k\theta \right]$$

$$|A_{k}| \le \sum_{j=0}^{31} 31.5 = 976.5$$

The intermediate DFT coefficients are within the same or tighter bounds, so there is no overflow with 12-bit arithmetic, which can handle integers from -2048 to +2047, inclusive.

#### 3.4.3 Forward DPCM

#### 3.4.3.1 Method

The DPCM is illustrated in Figure B-3. The value of  $\alpha$  currently used is 0.95. Scratch memory location 40/8+k is used to hold the stored value of  $A_k$ . Quantization is assigned as indicated in Figure 4 when the system is run in the data compression mode. When not in this mode, the system uses Quantizer table 3 for all coefficients. The contents of the quantization tables used are shown in Figure B-5.

#### 3.4.3.2 Scaling

To prove that overflow will not occur in the DPCM calculations is a little more difficult. If x represents the contents of the scratch storage location corresponding to  $A_k$ , the DPCM calculations are

$$f(x) = Q(A_k - \alpha x) + \alpha x \rightarrow x$$

where Q(z) is the output of the quantization table when the input is z.

The initial value of x is quite arbitrary, so  $A_k$ -ax may overflow until the DPCM has settled. The values of x could conceivably oscillate in such a way that  $A_k$ -ax always overflows, but this is very unlikely. (It can be prevented by initializing x to zero.) For coefficients other than  $A_0$ , the attenuation factor will eventually bring x into the range -1071  $\leq$  x  $\leq$  1071. It must now be shown that x will remain there, and hence  $A_k$ -ax cannot overflow.

Since Q is a nondecreasing function, the maximum value of f(x) is attained when  $A_k = 976$ , its maximum value. In this case

$$f(x) = Q(976 - \alpha x) + \alpha x$$

$$= [Q(976 - \alpha x) - (976 - \alpha x)] + 976$$

the maximum value of the expression in brackets is 79, and it is attained when x = 1071 and Table 0 is used. Hence  $f(x) \le 1055$ .

Similarly, the minimum value of f(x) is attained when  $A_k = -976$ , and

$$f(x) = [Q(-976-\alpha x)-(-976-\alpha x)] -976$$

The minimum value is attained when Table 0 is used and x = -1071Hence

$$f(x) \ge -1055$$

The coefficient  $A_0$  is special. In this case x must be in the range  $-94 \le x \le 2048$  in order that  $A_0$ -ax will not overflow. As before f(x) is maximized when

$$f(x) = [Q(1953-\alpha x)-(1953-\alpha x)] +1953$$

which occurs when x = 2048 and Table 0 is used, and hence  $f(x) \le 2032$ . Similarly, f(x) is minimized when

$$f(x) = Q(-\alpha x) - (-\alpha x)$$

which occurs when x = -94 and Table 0 is used, and hence  $f(x) \ge -78$ .

#### 3.4.4 Inverse DPCM

The inverse DPCM involves only calculations already performed for the forward DPCM, so there is no overflow. The inverse DPCM reconstructs  $A_0, A_1, \ldots, A_{27}$  and stores them in Scratch Memory locations S40 through S77, respectively.

#### 3.4.5 Inverse DCT

The inverse DCT is computed by reversing all the computations done for the forward DCT. However, some scaling is done to keep the results from overflowing. The basic butterfly derived in Section 3.4.6,

$$A_{0} = B_{0} + C_{0}, \quad A_{N} = B_{0} - C_{0}$$

$$A_{\frac{1}{2}N} = B_{\frac{1}{2}N} - i \quad C_{\frac{1}{2}N}$$

$$A_{k} = B_{k} + w^{-k} C_{k}$$

$$A_{N-k} = \overline{B_{k} - w^{-k} C_{k}}$$

can easily be reversed:

$$B_{0} = \frac{1}{2}(A_{0} + A_{N}), C_{0} = \frac{1}{2}(A_{0} - A_{N})$$

$$B_{\frac{1}{2}N} = ReA_{\frac{1}{2}N}, C_{\frac{1}{2}N} = -ImA_{\frac{1}{2}N}$$

$$B_{k} = \frac{1}{2}(A_{k} + \overline{A_{N-k}})$$

$$C_{k} = \frac{1}{2}w^{k}(A_{k} - \overline{A_{N-k}})$$

Since division by 2 is time-consuming, the inverse butterflies compute  $2B_0$ ,  $2C_0$ ,  $2B_{\frac{1}{2}N}$ ,  $2C_{\frac{1}{2}N}$ ,  $2B_k$  and  $2C_k$ . In the inverse final rotations, all sines and cosines are divided by 4, so that  $\frac{1}{4}B_0$ ,  $\frac{1}{4}B_1$ , ...,  $\frac{1}{4}B_{16}$  are computed from the stored values of  $A_0$ ,  $A_1$ ,...,  $A_{27}$ , with  $A_{28}$ ,  $A_{29}$ ,  $A_{30}$  and  $A_{31}$  taken to be zero.

Figure 2 shows how the scaled reconstructed coefficients are stored. Column (E) represents the storage after the inverse final rotations. Columns (F), (G) and (H) represent the results of the three groups of butterflies.

The last butterflies are computed from formulas of the form

$$8g_0 = 2I_0 + 2I_2 + 4ReI_1$$
  
 $8g_{31} = 2I_0 + 2I_2 - 4ReI_1$ 

These symbols	represent the low-frequency coefficients of the DFT of:
B <sub>0</sub> -B <sub>16</sub>	g <sub>0</sub> ,g <sub>2</sub> ,g <sub>4</sub> ,,g <sub>30</sub> ,g <sub>31</sub> ,g <sub>29</sub> ,g <sub>27</sub> ,,g <sub>1</sub>
c <sub>o</sub> -c <sub>8</sub>	g <sub>0</sub> ,g <sub>4</sub> ,g <sub>8</sub> ,,g <sub>28</sub> ,g <sub>31</sub> ,g <sub>27</sub> ,g <sub>23</sub> ,,g <sub>3</sub>
D <sub>0</sub> -D <sub>8</sub>	g <sub>2</sub> ,g <sub>6</sub> ,g <sub>10</sub> ,,g <sub>30</sub> ,g <sub>29</sub> ,g <sub>25</sub> ,g <sub>21</sub> ,,g <sub>1</sub>
E <sub>0</sub> -E <sub>4</sub>	g0'g8'g16'g24'g31'g23'g12'g2
F <sub>O</sub> -F <sub>4</sub>	g4,g12,g20,g28,g21,g19,g11,g3
G <sub>0</sub> -G <sub>4</sub>	g2,g10,g18,g26,g29,g21,g13,g2
H <sub>O</sub> -H <sub>4</sub>	g6,g14,g22,g30,g25,g17,g9,g1
I <sub>0</sub> ,I <sub>1</sub> ,I <sub>2</sub>	g <sub>0</sub> ,g <sub>16</sub> ,g <sub>31</sub> ,g <sub>15</sub>
J <sub>0</sub> ,J <sub>1</sub> ,J <sub>2</sub>	g8,g24,g23,g4
K <sub>0</sub> ,K <sub>1</sub> ,K <sub>2</sub>	g <sub>4</sub> ,g <sub>20</sub> ,g <sub>27</sub> ,g <sub>11</sub>
L <sub>0</sub> ,L <sub>1</sub> ,L <sub>2</sub>	g <sub>12</sub> , g <sub>28</sub> , g <sub>19</sub> , g <sub>3</sub>
$^{\mathrm{M}}_{\mathrm{O}}$ , $^{\mathrm{M}}_{\mathrm{1}}$ , $^{\mathrm{M}}_{\mathrm{2}}$	g2,g18,g29,g13
N <sub>0</sub> , N <sub>1</sub> , N <sub>2</sub>	g <sub>10</sub> , g <sub>26</sub> , g <sub>21</sub> , g <sub>5</sub>
00,01,02	g6,g22,g25,g9
P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub>	g <sub>14</sub> ,g <sub>30</sub> ,g <sub>17</sub> ,g <sub>1</sub>
	400

Say Ty One Supplied Say Zo Say Say

 $A_0-A_{31}$  are the DCT of  $g_0,g_1,g_2,\ldots,g_{31}$ 

Figure B-1. DFT Coefficients Used in DCT Calculations

	(A)	(B)	(C)	(D)	(E)	(F)	(G)	(H)
RO(S20) R1(S21) R2(S22) R3(S23) R4(S24) R5(S25) R6(S26) R7(S27) R10(S30) R11(S31) R12(S32) R13(S33) R14(S34) R15(S35) R16(S36) R17(S37)	I 1 PO M1 LO K1 NO O1 JO (J1) CO (N1) KO (L1) MO (P1) IO	E1 HO G1 FO (F1) GO (H1) E0 E3 (-H4) G3 (-F4) (F3) G2 (H3) E2	C1 D0 D1 C0 (D6) (-D8) (D7) C4 C3 C7(ImD4) (D3) C6(ImC4) C5 (D2) (D5) C2	(B <sub>1</sub> ) (B <sub>0</sub> ) (B <sub>15</sub> ) (B <sub>16</sub> ) (B <sub>7</sub> ) (ImB <sub>8</sub> ) (B <sub>9</sub> ) (B <sub>4</sub> ) (B <sub>3</sub> ) (B <sub>10</sub> ) (B <sub>13</sub> ) (B <sub>6</sub> ) (B <sub>14</sub> ) (B <sub>11</sub> ) (B <sub>2</sub> )	\$\frac{1}{2}B_0\$ \$\frac{1}{2}B_1\$ \$\frac{1}{2}B_2\$ \$\frac{1}{2}B_3\$ \$\frac{1}{2}B_4\$ \$\frac{1}{2}B_5\$ \$\frac	0 1 2 3 4 5 6 7 0 7 6 5 4 3 2 1	E 0 E 1 E 2 E 3 F 0 F 3 F 2 F 1 H 0 H 1 H 2 G G 3 G G G G G G G G G G G G G G G G	2I <sub>0</sub> 2I <sub>1</sub> 2J <sub>0</sub> 2J <sub>1</sub> 2L <sub>0</sub> 2K <sub>1</sub> 20 <sub>0</sub> 2O <sub>1</sub> 2P <sub>0</sub> 2P <sub>1</sub> 2N <sub>0</sub> 2N <sub>1</sub> 2M <sub>0</sub> 2M <sub>1</sub>
S0 S1 S2 S3 S4 S5 S6 S7 S10 S11 S12 S13 S14 S15 S16 S17	I <sub>2</sub> P <sub>1</sub> M <sub>2</sub> L <sub>1</sub> K <sub>2</sub> N <sub>1</sub> O <sub>2</sub> J <sub>1</sub> -J <sub>2</sub> O <sub>1</sub> -N <sub>2</sub> K <sub>1</sub> -L <sub>2</sub> M <sub>1</sub> -P <sub>2</sub> I <sub>1</sub>	E4 H3 G4 F3 ReF2 G3 ReH2 E3 E2 H1 G2 F1 F2 G1 H2 E1	C8 D5 ReD4 C5 D3 C3 C2 D7 D2 C7 C6 D1 D6 C1	ReB <sub>8</sub> B <sub>11</sub> ReB <sub>12</sub> B <sub>5</sub> B <sub>4</sub> B <sub>13</sub> B <sub>12</sub> B <sub>3</sub> B <sub>2</sub> B <sub>9</sub> B <sub>14</sub> B <sub>7</sub> B <sub>6</sub> B <sub>15</sub> B <sub>10</sub> B <sub>1</sub>	1B16 1B1 1B2 1B3 1B4 1B5 1B6 1B7 1B8 1B10 1B11 1B12 1B13 1B14 1B15	8 1 2 3 4 5 6 7 8 7 6 5 4 3 2 1	E4 E E E E E E E E E E E E E E E E E E	2I <sub>2</sub> 2I <sub>1</sub> 2J <sub>2</sub> 2J <sub>1</sub> 2L <sub>2</sub> 2L <sub>1</sub> 2K <sub>2</sub> 2K <sub>1</sub> 2O <sub>2</sub> 2P <sub>1</sub> 2P <sub>2</sub> 2P <sub>1</sub> 2N <sub>2</sub> 2N <sub>1</sub> 2M <sub>2</sub>

Figure B-2. Storage Layout at Various Stages of Processing




Figure B-3. Forward and Inverse DPCM's

DCT			
Frequencies	Table	Bits Each	Total Bits
0	Т6	4	4
1-10	т4	3	30
11-16	T2	2	12
17-22	TO	1	6
23-27	not used	0	0
totals		1.625	52
-2 m3 % 3	m.l.		
0	Т4	3	3
1- 8	T2	2	16
9-15	TO	1	7
16-31	not used	0	0
totals		.8125	26
0- 1	T2	2	4
2-10	TO	1	9
11-31	not used	0	0
totals		.40625	13

(for 1.624, .8125 and .40625 bits/pixel)
Figure B-4. Quantization Table Assignments

	Table 6		Table 4	
inp	<u>ut</u>		input	
from	to	output	<u>from</u> <u>to</u>	output
-2048	-191	-232	-2048 -137	-192
-192	-137	-160	-136 -65	-96
-136	-97	-112	-64 -33	-48
-96	-65	-80	-32 -1	-16
-64	-49	- 56	0 31	16
-48	-33	-40	32 63	48
-32	-17	-24	64 135	96
-16	-1	-8	136 2047	192
0	15	. 8		
16	31	24	Table 2	
32	47	40	input	
48	63	56	<u>from</u> to	output
64	95	80	-2048 -33	-68
96	135	112	-32 -1	-16
136	191	160	0 31	16
192	2047	232	32 2047	68

Figure B-5. Contents of Quantization Tables

from to output

Table 0

-16

16

input

-2048 -1

0 2047

which come directly from the definitions. The scaled pixels  $8g_0, 8g_1, \ldots, 8g_{31}$  are then sent to the Output FIFO in the 8-bit mode, in which bits 10-3 form the 8-bit pixels  $g_0, g_1, \ldots, g_{31}$ . If a small roundoff error produces a negative pixel value, it is forced to zero by the output logic.

### 3.4.6 Modified FFT for Real Data Let

$$A_k = \sum_{j=0}^{2N-1} a_j w^{-jk}, k=0,1,...,N$$
  
 $w = \exp(\pi i/N)$ 

where  $a_0, a_1, \dots, a_{2N-1}$  are real. Notice that only some of the FFT coefficients are used— $A_{N+1}, A_{N+2}, \dots, A_{2N-1}$  are not used in this method.

The usual FFT decomposition is  $A_k = B_k + w^{-k}C_k$ , where

$$B_{k} = \sum_{j=0}^{N-1} a_{2j}w^{-2jk}$$

$$C_{k} = \sum_{j=0}^{N-1} a_{2j+1}w^{-2jk}$$

are DFT's of length N with real data. Notice that since  $w^{2N}=1$ 

$$\overline{B}_{N-k} = \sum_{j=0}^{N-1} a_{2j} w^{-2jk} = \overline{B}_k$$

Similarly,  $\overline{C}_{N-k} = C_k$  Hence

$$\overline{A}_{N-k} = \overline{B}_{N-k} + w^{N-k} \overline{C}_{N-k}$$

$$= B_k - w^{-k} C_k$$

since  $w^{N}=-1$ . The modified FFT butterflies are

$$A_{k} = B_{k} + w^{-k}C_{k}$$

$$A_{N-k} = \overline{B_{k} - w^{-k}C_{k}}$$

for  $k=1,2,\ldots,\frac{1}{2}N-1$ . The special cases k=0,  $k=\frac{1}{2}N$  and k=N reduce to

$$A_0 = B_0 + C_0, A_N = B_0 - C_0$$

$$A_{\frac{1}{2}N} = B_{\frac{1}{2}N} - iC_{\frac{1}{2}N}$$

It is easily shown that  $A_0, B_0, C_0, B_{\frac{1}{2}N}, C_{\frac{1}{2}N}$  and  $A_N$  are real.

#### 3.4.7 Changing Quantization and Compression

The quantization tables assigned to various DPCM coefficients, and hence the data rate compression, may be changed by patching bits 14-12 (the digit X in NNNNNN NNNNNN NXNNNN) of the following microinstructions in microprocessor 1:

DCT Frequency	Address	DCT <u>Frequen</u>	су	Address
0	362	14		571
1	367	15		603
2	401	16		356
3	413	17		610
4	425	18	110	576
5	437	19		564
6	451	20		552
7	463	21		540
8	475	22		526
9	507	23		514
10	521	24		502
11	533	25		470
12	545	26		456
13	557	27		444

The inverse DPCM code in microprocessor 2 should be patched to force unused DCT coefficients to zero. If this is done, then the quantization tables used to compute these coefficients in the forward transform are, of course, irrelevant. Inverse DPCM code for the DPCM coefficient corresponding to the nth DCT frequency is as follows:

a.	OmmXXX	XXXXXX	1XXXXX	SmM
b.	XXXXXX	XX5XXX	XX3632	3632 x M RIND
c.	XXXXXX	003700	XXXXXX	$MD$ $D+\emptysetQ$
d.	XXXXXX	00X611	XXXXXX	D+QS
e.	1 mm X X X	XXXXXX	XXXXXX	SSm

where  $m=40_8+n$  and the X's represent irrelevant code or code for other frequencies. The appropriate patch is to line (d) as follows:

XXXXXX	00X611	XXXXXX	D+QS	(OR	IGINAL)
XXXXXX	04X711	XXXXXX	D and 0-	S	(PATCHED)

The locations to be so patched are as follows:

DCT frequen	ncy	location		DCT frequency		location
0		005		14		063
1		007		15		067
2		011		16		003
3		013		17	437	071
4		015		18		065
5		017	21	19		061
6		023		20		055
7		027		21		051
8		033		22		045
9		037		23		041
10		043		24	545	035
11		047		25		031
12		053		26		025
13		057		27		021

#### 3.4.8 Roundoff Errors

The pixels at the left edge of each stripe are especially sensitive to roundoff errors, especially at high data rates. The picture is much improved by removing these pixels and extending adjacent pixels to fill the space, which can be done by modifying only three microinstructions in locations 530, 531 and 532 of microprocessor number 2 as shown in Figure 6. The tape supplied with the system contains this modification. The original code can be restored by loading the tape labeled "first pixel unfix" into microprocessor number 2 after loading the full inverse DPCM and DCT tape. The modification can then be reintroduced, if desired, by loading the tape labeled "first pixel fix".

#### 3.5 Miscellaneous Routines

#### 3.5.1 Control Store Punch

To punch the leader and initialize the checksum, type JSR 14000, turn on the punch, and type a carriage return. When the punch stops, turn it off and type another carriage return.

To punch locations  $n_1$  to  $n_2$  in Control Store, inclusive, type JSR 14100  $n_1 n_2$ , turn on the punch, and type a carriage return. When the punch stops, turn it off and type another carriage return. To punch other segments of Control Store, repeat the steps in this paragraph as many times as necessary.

To punch a stop code, checksum and trailer, type JSR 14300, turn on the punch, and type a carriage return. When the punch stops, turn it off and type another carriage return.

#### 3.5.2 Absolute Loader

Put the tape to be loaded into the high-speed reader. Start the Absolute Loader at 077500. If the computer stops <u>before</u> the end of the tape, or if it does not stop <u>at</u> the end of the tape, the load should be repeated. A JSR 77500 command can be used to enter the Absolute Loader, but the operating system must be manually restarted at 000000 or 005074 after the load is finished.

# THE THE THE STATE THE STATE THE

SECOND

FIXED

PIXEL

(SO->D ABOVE)	a	4400 SI24D	- DARRAG SISTO	5-537 D+R-ROUT	5-537 PHØ->LOUT
(20 m	D+RO+B	-RI+ Q ->		5-537	5-537
	.32333	D1202 111011 000000	5	:::::::::::::::::::::::::::::::::::::::	333333
		1112111	C15240 111500 000000	137000 000616 000000	Obso 187000 000f.14 000000
	200000		013540	137000	137000
	2,222	3990	25/3	2000	0000
			(10	S13-10	
bove)		M. IN	217+0	D+R12+4	DIA + LOUT
(SO+D ABOVE)	D+40 -> Q	RI+B + RONT	-81+8-5 SIZ-D	-D+R12+8 S13+b	S-537 DIA-LOUT
(SO+D ABOVE)	COCCCC D+RO > Q	CCCCCC RI+R - RONT	-RI+R >		S-537 DIA-LOUT
(SO+D ABOVE)	000500 000000 D+RO→ Q	COURT CCCCCC RI+R - ROWT	-RI+R >	B 2 3:1333	000014 00000 S-537 D+0-10MT
(SO+D ABOVE)	CB24 CONCON COCECO COCOCO D+40 → Q	COSC COCCEC COCCEC RIAR - ROW	-RI+R >		Ches 197000 000614 000000 \$-537 DHA-LOUT

Figure B-6. Modification of Pixels at Left Edges of Stripe

#### 3.5.3 Absolute Punch

The Absolute Punch can be used to punch out on tape the contents of any contiguous segment of core memory, such as the Quantizer image. The tape can be loaded with the Absolute Loader.

To use the Absolute Punch, first use the CU command to load the lower and upper limits of the core area to be punched into locations 074212 and 074214, respectively. Then type in JSR 74000, turn on the punch, and type a carriage return. When the computer halts, restart the system at 0 or 5074.

The Absolute Punch produces <u>no trailer</u>. Therefore, the area punched should extend slightly beyond the area of interest so nothing will be lost when the tape is torn off.

Alternatively, the command JSR 153%% <br/>
<br/>
tom><top> can be used to activate the Absolute Punch.

#### 3.5.4 Special Load and Punch


A special absolute load and punch routine can be used to punch out and reload core areas other than the operating system or special load and punch routine. The routine is most useful for punching and reloading Quantizer images.

To punch a tape of a core area, type the command JSR 73000 <br/>
<box>bottom> <top> turn on the punch, and type a carriage return.<br/>
The tape will have a trailer of reasonable length, so the exact top address can be given. When the punch stops, turn it off and type a carriage return.

To load a tape punched by the special load and punch routine, put it into the high speed reader and type in the command JSR 73200. The routine will type out the bottom and top addresses of the area loaded, followed by an asterisk if there is a checksum error.

Tapes produced by the regular and special absolute punch routines are not compatible.

AD-A072 917 DATA/WARE DEVELOPMENT INC SAN DIEGO CALIF F/6 9/2 ADVANCED DIGITAL TV SYSTEM. (U) FEB 79 P J ERDELSKY, R V KEELE, 6 6 MURRAY F33615-77-C-1198 UNCLASSIFIED AFAL-TR-79-1006 NL 3 OF 4 AD A072917 100



#### 3.5.5 Demonstration Routine

Initialize operating system as described in Operating System procedure. Place demonstration object tape in the H.S. tape reader. Next place the demonstration tape in the teletype reader and start the reader. The tapes will read in and a description of the system operation will be typed on the teletype while the results are displayed on the monitor.

The Demonstration routine has not been re-written since initial delivery and must be run with the original Operating System.

#### 3.5.6 Demonstration Programs

Two simple programs, occupying locations 017000-017526 of core memory, perform simple transformations for test and demonstration purposes. All processing is done by the PDP-11, not by the microprocessors. The programs are included on the Operating System tape or may be loaded individually from the tape labeled "DEMO/DEMI".

The command JSR 17000 calls the "posterizing" routine. This routine takes a picture and then sets the three least significant bits of each pixel to zero, a process which makes many images resemble silk screen posters. When the entire image has been processed, the routine takes another picture and starts over again. Delays are inserted so the eye can follow the process, which continues until the Operating System is manually restarted at location 0 or 5074.

The command JSR 173002 calls the "negative" routine. This routine takes a picture and then subtracts each pixel from 6310, a process which makes the picture appear to be a photographic negative. When the entire image has been processed, the routine takes another picture and starts over again. Delays are inserted so the eye can follow the process, which continues until the Operating System is manually restarted at location 0 or 5074.

#### ATTACHMENT 1 TO APPENDIX B

#### MEMORY MAP

core area	segment	<pre>entry point(s)</pre>
000000-007776	Operating System	000000 005074
010000-012576	Quantizer Image	
013000-013244	Interrupt Handler	013000
014000-014420	Control Store Punch	014000 014200 014300
017000-017226	Posterizing Demonstrator	017000
017300-017526	Complementing Demonstrator	r 017300
074000-074214	Absolute Punch	074000
077200-077776	Absolute Loader	077500

#### ATTACHMENT 2 TO APPENDIX B

2.2 Operating System

## Software Listings Page 2.1 Microprogram 190

217

Secreta settember propose control delegation of the control of the

(ASSEMBLED 10-5-77)
(MICROCODE FOR DCT AND DFCM)
(5 OCT 77)

#### (LOAD FIRST 16 PIYELS)

0000 000000 000200 000000 0+0->C (NOP) 0001 000000 005611 000000 RIN->D. D+Q->S 0002 161000 004730 000000 D+0->FC. LIN->D. S->SE1 0003 000001 005730 000000 D+C->H1, HIN->L 0004 000002 004730 000000 D+C->h2, LIN->D 0005 000003 005730 000000 D+0->H3. AIN->D 0006 000004 004750 000000 D+0->R4. LIN->D CUC7 200005 005730 000000 D+C->H5. HIN->L 0010 000006 004730 000000 D+C->R6, LIN->D 0011 000007 005730 000000 D+0->h7. RIN->D 0012 000010 004730 000000 D+C->H1C+ LIN->D 0013 000011 005730 000000 b+0->h11. HIN->b 0014 000012 004730 000000 D+0->F12+ LIN->D 0015 000013 005730 000000 D+C->k13, kIN->D 0016 000014 004730 000000 D+0->R14. LIN->D CC17 CCCC15 CC573C CCCCCC D+C->H15, RIN->D 0020 000016 004730 000000 D+C->R16. LIN->D CO21 CCCC17 CC573C CCCCCC D+C->F17. FIN->D

#### (LOAD NEXT 16 AND JOHN SUM AND DIFF)

```
0054 000040 000511 000000 D+R2->S
0055 102042 115530 000000 -D+h2->H2, S->S2, HIN->D
0056 000020 110511 000000 -D+R1->S
0057 101021 004530 000000 D+R1->h1, S->S1, LIN->D
0060 000000 000500 000000 D+RC->Q
0061 000000 110530 000000 -D+FC->RC
                    (MORE SUMS AND DIFFERENCES)
0062 000360 110011 000000 -117+0->1
0000 010007 01100 0000 0, stree=, 17 _1 10=> -
0064 100160 110511 000000 8->50 -D+67->5
0065 004167 001550 000000 D+R7->k7 S4->D
0066 110260 120511 000000
0067 014275 001550 000000
                         S->S10 D-613->S
                                    D+K13->K13 S14->D
0070 104060 110511 000000
0071 002066 001560 000000 52->L
0072 114320 120511 000000 D-x15->S
                                   5->54
                                             -D+K3->S
                                             L+n3->h3
                                             5->514
0073 012835 001580 000000 L+F15->F15 S12->D
0074 102120 110511 000000 S->S2 -D+R5->S
                         D+R5->R5 S6->D
0075 006125 001530 000000
0076 112220 110511 000000
                           S->S12 -L+H11->S
0077 016231 001530 000000
                          D+R11->h11 S1c->i)
0101 000021 001550 000000 50->D
                                             D+F1->F1
0102 116367 120111 000000 R17-h7->S
                                             S->$16
                    (COLUMN OF 45 DEGREE BUTTERFLIES)
                    (SC->D ABJVE)
                    (F17-R7->S ABOVE)
0103 100367 000130 000000 m17+H7->H7, S->50
0104 000017 000730 000000 D+C->R17
0105 000263 110111 000000 -m10+no->S
0106 133263 000130 000000 H13+R3->R3, S->S33
0111 007015 000730 100000 87->M (*********** D+C->915
0112 030221 110111 102650 2650 X M SSC->M (*)-h11+h1->5
0116 007010 120000 102650 HC -C->H10 2650 X M S7->M
0117 000000 005050 002650 HC +G->HC M->H 2650 X M
0115 000000 000600 000000 D+G->G
0117 000000 003030 002650 hC +C->FC M->D 2650 X X
0120 000000 00a700 000000 £0+0->u
                                    Y->D
                             j-C->U 218->L
0121 017000 121600 000000
                    (*********
```

0130 154100 003011 002650 R4 +Q->S M->D

2660 X M S->834

```
0131 124000 003700 000000
0132 013000 121600 000000
0133 005000 000611 100000 SE->M (**********) D+0->5
0134 032000 000010 102650 2650 X M S52->M (*)
0140 005052 120030 102650 F2 -U->h12 2650 X M S5->M
D-0->6 S15->D
              (*****
0144 001000 000611 100000 S1->! (********** D+Q->S
0145 036000 000010 102650 2650 X M 836->M (*)
0146 115000 113611 002650 M->D 2650 X M(*)5->S15 -D+C->S
0151 001140 120011 102000 NO -U->S 2600 X M S1->M
0152 136140 003011 002600 NG +0->S M->D 2650 X M S->S36
                   D+0->0 H->D S->$26
0153 126000 006700 000000
0134 011000 121600 000000
                          D-Q->Q S11->D
0157 101000 000010 000000
                         (*)S->S11 -D+C->S
                         (*) S->S1
                         (************
```

#### (MICROCODE FOR DCT AND DPCM - TAPE 2)

#### CREAT COLUMN OF BUTTERFLIES!

# (S15->M ABJVE) (R3-R1->S ABJVE) 0288 128040 000416 000620 0680 X M O+n2->M 5->S88

#### (LAST COLUMN OF BUTTERFLIES)

0203 010000 121	600 000000			D-(->0	S10->D
		·	.)		
0204 003000 000	611 100000	\$3->M (4	********	D+0->5	
0205 034000 000	010 100044	3544 X H	S04->N (*)		
0206 110000 113	611 001420	M->L	1420 X M(*)	5->510	-0+0->5
0207 114000 000	700 000000	D+C->C	M->D (*)		S->S14
0210 000000 000	000000 00000	D+u->0	(30)	******	**
0211 003214 120	030 103544	P10-0->F14	3544 X H	53->4	
0212 000210 003	030 001420	#10+0->#10	M->D	1420 X M	
0213 000000 003	000000 00000			M->1)	
0214 007000 121	000000 000			D-0->0	\$7->D
		(*************************************	()		
0215 011000 000	611 100000	S11->M (	******	D+Q->S	
0216 026000 000	010 101420	1420 X M	S26->% (*)		
0217 107000 113	611 003544	M->I)	3544 X M(*)	5->57	-D+C->S
0220 103000 003	700 000000	D+C->C	M->D (*)		5->53
0221 000000 000	000000 0040	D+0->0	(**)	****	rech.
0272 011040 120	011 101420	H2 -0->5	1420 X M	S11->M	
0223 126042 003	3030 003544	3x<-0+ SK			8->526
0224 000000 003	200000 00000		1+0->0	X->D	
0225 015000 121	eco cocceo			D-C->(	\$15->1
		(*******	<)		
0226 016000 000	611 100000	S16->M (4	******	U+U->5	
0227 006000 000	0010 102650	2650 X M	S6->M (*)		
0230 115000 113	611 002650	M->D	2600 X H(*)	5->510	-4>5
0251 111000 003	900000 00000	D+C->C	M->D (*)		5->511
0232 000000 000				*****	**
0233 016320 120	0011 102650	h15-0->5	2650 X M	S16->M	
0234 124320 003	002650	R15+G->S	M->D	2600 X M	S->S24
0235 135000 003	5700 000000		D+C->0	M->D	5->535
0236 012000 121	600 000000			D-0->C	512->0
		(******	k) us-1+1.00		
0237 001000 000					
0240 036000 000	0010 103544	3544 X M	536-># (*)	MODEL FROM	
			1420 X M(*)		
0242 116000 003	5700 000000	D+C->0	M->D (*)		s->S16
0243 000000 000				****	**
0244 001240 120				S1->4	
0245 136240 003		H12+0->S		1420 X M	
0246 152000 008			D+C->C		
0247 005000 121	1600 000000			D-0->C	Sb=>0
	4-1	(****			
0260 016000 000		S15->4 (4			
0251 105000 110				5->55	-D+C->S
0252 101061 120	2111 000000		H3-H1->S(*)		5->51
			(40	******	****

```
0254 000061 003111 003731 M->b 5751 X M +3+h1->$
0255 121000 003700 000000 D+0->6 M->b S->521
0256 000000 000600 000000 arti->0
                                    611->"
0267 015000 120011 100620 RO -0->$ 0620 Y M
0260 122000 003011 000000 HD +t->5 M->D
                                    : X M S->S22
02t1 120000 000700 000000
                                    M->N 5->520
                            ..+ 0-> ...
                                    D-(->( 517->D
0262 017000 121600 000000
                   0263 012000 000611 100000 512->M (##################
0264 035000 000010 101420 1420 X M S35->M (*)
0256 115000 005700 000000 D+C->0 X->D (*) S->S15
0267 000000 000E00 000000 D+U->0 (*************
0270 012360 120011 101420 H17-0->$ 1420 K M 512->M
0271 135360 003011 003544 F17+0->5 H->L 3544 Y M S->S35
0272 137000 003700 000000 D+0->C
                                    N->D S->537
                                D-(->( S10->D
0273 010000 121600 000000
                   (***********
0274 005000 000611 100000 S5->M (***********) L+C->S
0275 032000 000010 102162 2162 X M S32->H (*)
0276 110000 113611 003247 M->D 3247 Y M(*15->510 -1+0->5
0277 112000 003700 000000 D+C->0 N->D (*)
(************
0502 132200 003011 003247 h10+(->$ "->)
                                  3247 Y M S->532
                           D+C->C
                                    M->D S->520
0303 180000 003700 000000
                                 1-C->( 57->L
0404 007000 121600 000000
                   (++**********
0000 001000 000011 100000 501->4 (***************************
0006 002000 000010 102660 2660 K N 82->N (*)
                                          -1+4->8
0507 107000 115611 002650 M->D 2650 X M(*15->57
0510 105000 005700 000000 b+0->6 H->b (*) 8->50
0611 000000 000000 000000 D+C->0 (***********
0312 031160 120011 102050 K7 -C->S 2050 X M S51->M
0514 127000 005700 000000
                            D+C->0 %->0 E->5%
                            D-C->C Soc->
0315 033000 121600 000000
                   (**********)
Cole 001000 000011 100000 61-># (+*******)L+(->$
0517 036000 000010 103847 5747 X F 53(->V (*)
-[+(->5
                                           5->56
0828 001800 18001) 106849 814-0->5 8847 X M 51->4
                           Y->D 2362 X M S->536
0274 126800 000011 002162 K14+0->S
0525 134000 003700 000000
                           D+0->0
                                    M->D 5->534
                                    D-v->Q S3->D
0326 003000 121600 000000
                   (++++++++++
0327 016000 000611 100000 S16->M (**********)D+Q->S
0550 024000 000010 105544 5544 X M 524->M (*)
0551 105000 113611 001420 M->D 1420 X M(*)S->55
2552 101000 005700 000000 D+0->D M->D (+)
0555 000000 000600 000000 D+U->U (***********
0554 016260 120011 103544 H15-0->5 3544 X M 516->M
```

```
0535 151260 005011 001420 F15+C->S M->D 1420 X K 5->S31
                             D+0->0
0336 133000 003700 000000
                                       M->D S->S33
0337 014000 121600 000000
                                       D-0->0 S14->D
                     (**********)
0340 011000 000611 100000 511->M (************)D+U->S
0341 026000 000010 103731 3731 X M 526->M (*)
-11+1->5
0343 116000 003700 000000 D+0->0 M->D (*)
0344 000000 000600 000000 D+C->Q
                                     ( ***********
0345 011220 120011 103731 x11-0->$ 3731 X M $11->M
0346 176220 003011 000620 R11+G->S M->D 0620 X M S->S26
0347 124000 000700 000000
                              D+C->0 M->D
                                              5->524
0350 013000 121600 000000
                                      D-6->4
                                              $15->.
                      (*******)
0351 060000 000611 100000 Sec->4 (*********)D+C->S
0352 025000 000010 103632 3632 X M S25->// (*)
0555 113000 113611 002650 M->D 2650 X M(*)S->S13
2354 111000 003700 000000 D+0->Q M->D (*) S->S11
                                     [***************
```

(MICHOCODE FOR DCT AND DPCM - TAFE 3)

#### (FINAL ROTATIONS AND DPCM)

(Sec->M ABOVE) (Sec->M ABOVE) (M->B, 2650 X M ABOVE) (D+0->Q, M->D ABOVE)

```
540->W
0355 040000 120616 100000 1-0-1
                               13->1 (A16)
                                                 3632 Y M
0356 000000 006010 033652
                      (********
0357 020000 003611 100000 S20->M (*)D+C->S
0363 021000 001700 000000
                            (*)
                                                D+C->0 521->D
                                                F-C->!
0361 160000 120616 000000
                            (*15->560
                             (***********)
0362 017000 006010 133775 3775 X H S17->M (*********) T3->D (AC)
0566 020000 110616 100000 D+C->Q M->D
0567 017000 00000
                                               (***********
                             -D+0->T 520->M
0367 017000 006700 130144 D+C->Q T3->D (A1) 0144 X W S17->W
0370 077000 003611 103775 D+Q->S M->D 3775 X M, S77->N 0371 141000 003700 003632 S->S41 D+0->O M->P, 3632 X M
0373 037000 110616 100000 537->
                                             (*)-11+0->T
0374 010000 000700 103766 3766 X M S10->M (*)D+0->C, (T5->D)(A31)
0375 042000 003611 100310 M->D 0310 K M 842->M (*11+0->S
0376 177000 003700 003632 D+0->0 M->D 3632 X M(*)S->S77
                                             (**************
                              D+C->C N->L
0377 000000 003600 000000
0400 037000 110616 100000
                             -D+C->1 537->H
```

```
0401 010000 00E700 130310 D+0->0 T3->D (A2) 0510 X M 510->M
0492 076000 003611 105766 D+C->S M->D S766 X N+ S76->N
0.405 142000 003700 003652
                      5->542 D+C->Q M->D. 3632 X V
0405 050000 110616 100000 850->M
                                   (*)-0+0->9
2426 007000 000700 103751 3761 X M S7 ->M (*) +0->0, (T5->D)(A30)
0410 176000 003700 003632 D+C->0 M->D 3632 X M(*)S->SY6
                                  ( **** CEA******
                   D+C->C N->D
0411 000000 003600 000000
                     -D+Q->T :30->M
0412 030000 110616 100000
0413 007000 006700 130464 D+C->0 T3->D (AB) 0464 X M S7->M
3->543 D+C->0 M->E, SF. 2 X V
0415 143000 003700 003632
0421 044000 003611 100617 M->D 0617 X M 844->M (*)D+G->S
0422 175000 005700 005652 L+C->U M->L 3652 Y M(*)S->S75
                                  D+0->0 11->0
0423 000000 003600 000000
0424 027000 110616 100000
                      -U+U->1 S27->N
0425 004000 006700 130617 D+C->0 T3->D(A4) 0617 X W S4->K
0426 074000 003611 103730 D+C->S M->P 0100 M M->P 0426 074000 003632 S->S44 D+C->Q M->P 0632 X M
0431 034000 110616 100000 834->M
0462 003000 000700 105702 5702 X M S3->H (*)D+0->G (13->D)(A28)
0434 174000 003700 003632 D+0->0 M->D 3632 X X(*)8->574
                  D+0->0 M->B
0435 000000 003600 000000
                       -L+0->T 534->4
2436 234000 110616 100000
0437 003000 006700 130761 D+0->0 T3->D(A5) 0761 Y Y S3->M
S->$46 1+0->0 4->1, 3632 Y
0441 145000 003700 003632
0443 033000 110616 100000 S33->A
0444 014000 006700 133647 3647 X M S14->M (*)D+0->C, T3->D(A27)
0445 046000 003611 101122 M->D 1122 X % 540->% (+)D+0->S
04-46 173000 003700 003632 D+C->0 M->D 3632 X M(*1S->873
0447 000000 000600 000000
                    D+0->0 M->D
0450 053000 110616 100000
                     -D+Q->T 533->M
0451 014000 006700 131122 D+C->C T3->D(A6) 1122 X M S14->M
0452 072000 003611 103647 L+C->S M->L 3647 X M. S72->Y
2453 146000 003700 003632
                      S->$46 D+C->Q M->D, 3632 K M
0457 047000 003611 101261 H->D 1261 X M $47->M (*) H-C->S
0460 172000 003700 003632 D+C->0 M->D 3632 Y M(*)S->S72
0461 000000 000600 000000
                      D+C->C M->D
```

```
-D+(->T 574->"
0462 024000 110616 100000
0465 013000 006700 131261 D+0->C T3->D(A7) 1261 Y Y $13->M
0464 071000 003611 103610 D+C->S M->L 3610 X M. S71->M
0465 147000 005700 003652
                       S->547 D+C->Q M->D. 3632 X M
0467 000000 110616 100000 SC ->M
0470 025000 006700 133544 3544 X M 525->M (*)D+0->Q, T3->D(A25)
0471 050000 003611 101417 Y->D 1417 X % S50->M (*)D+Q->S
0472 171000 003700 005632 D+C->U M->D 3652 X M(*)S->S71
                                         (**************

    0476
    000000
    000000
    0+0->0
    M->D

    0474
    000000
    110616
    100000
    -b+0->T
    80->M

0475 025000 006700 131417 D+0->Q T3->D(A8) 1417 X A S25->M
2476 270000 203611 100544 D+U->5 H->D 3544 X M. S90->M
                         S->S50 D+0->0 M->1, 3632 X M
0477 150000 005700 003632
0501 026000 110616 100000 S26->M
                                        (*)-0+0->1
0502 011000 006700 133473 3473 Y M S11->M
                                    (*10+0->C+ T3->D(A24)
0505 051000 003611 101563 M->D 1553 X K S01->K (*10+0->8
0504 170000 003700 003652 :+0->0 M->0 5632 X M(*)S->S70
                           1+0->0 M->D
000000 000000 000000
CDCY C11000 C06700 131553 D+C->U T3->D(A9) 1553 X M S11->M
C513 C31CCC 11C616 1CCCCC S31->M (*)-D+C->T
0514 016000 006700 133416 3416 X M S16->M (*)D+0->0, T3->D(A23)
0515 052000 005611 101705 M->D 1705 K M Sb2->M (*)D+G->S
0516 167000 003700 003632 D+0->0 M->D 3632 % M(*)S->S67
                                         (**********
0517 000000 003600 000000
                          D+Q->Q M->D
0520 031000 110616 100000 -D+0->T S31->M

    0522 066000 003611 103416
    D+Q->S
    M->D
    3416 X M, S66->M

    0523 152000 003700 003682
    S->S52 D+C->C
    M->D, 3632 X M

(*)-L+(->1
0525 036000 110616 100000 S36->M
0527 053000 003611 102034 M->D 2034 X K 855->M (*)D+0->8
0530 166000 003700 003632 D+C->Q M->D 3632 X R(*)S->S66
                                          (**************************
0531 000000 003600 000000 D+Q->Q M->D
0002 000000 110616 100000
                           -L+U->T $36->M
0533 001000 000700 132034 D+0->0 13->D(A11) 2034 X M S1->M

    0534
    065000
    003611
    103334
    D+Q->S
    K->II
    3334
    X M+
    S65->M

    0535
    153000
    003700
    003632
    S->S63
    D+0->O
    M->D+
    3632
    X M+

0537 002000 110616 100000 $2->M
                                        (*)-D+G->T
0540 000000 006700 133246 3246 X % 56->M (*)D+0->0, 10->1(A21)
2541 254000 203611 102161 K->D 2161 Y F Sb4->K (*1b+q->S
0542 165000 003700 003632 D+0->U M->U 5632 X M(*)5->$65
                                          (*********************
```

```
        0544 000000 003600 000000
        D+C->C
        M->D

        0544 002000 110616 100000
        -D+C->T
        S2->M

0545 006000 006700 132161 D+0->0 T3->D(A121 0161 Y W SE->W

    0546 064000 003611 103246
    D+C->S
    M->D
    3246 7 % S64->4

    0547 154000 003700 003652
    S->S64 D+C->C
    V->L 3632 7 %

0551 032000 110616 100000 532->M (*)-D+C->1
0552 005000 006700 135154 5154 X N S5 ->M (*11+0->0, T3->1/1/20)
C555 C550CC CC3611 102303 M->D 2305 X M 555->M (*)L+(->5
0554 164000 005700 005652 D+0->U M->U SCSZ X M(*)5->S64

        Cobb 000000 005600 000000
        1+e->0 M->D

        Cob6 052000 110616 100000
        -D+G->T 552->h

0557 005000 006700 132303 D+0->0 P3->D(A13) 2303 X M S5->M

    C560 C68000 C08611 103154
    D+0->8
    N->D
    3154 x M+ $63->4

    C561 155000 C03700 C03652
    S->855 D+0->0
    N->D+0->0
    N->D+0->0

0563 035000 110616 100000 S75->M (*)-L+L->7
0564 012000 006700 133057 3057 Y M S12->M (*)5+0->(, T3->)(A19)
0565 056000 003611 102423 M->D 2423 Y Y 556->Y (*)]+(->5
0566 163000 003700 003632 D+0->0 M->0 3632 X M(*)5->563
COLY COCCOC COOLCO COCCOC D+(->/
0570 035000 110616 100000 -040->1 S05->N
0071 012000 000700 132425 D+C->U T6->F(A14) 2420 Y F 512->M
0575 022000 110616 100000 S22->4 (*)-L+C->1
0576 015000 006700 132755 2755 X M 515->M (*)D+0->6, Tc->D(A18)
0.777 057000 003611 102537 N->D 2557 X N 557->N (*)D+C->S
JECC 162000 003700 003632 D+0->6 M->D 3632 X M(*)S->S62
                                             (**************
0601 000000 000600 000000 D+u->( M->D
0602 022000 110616 100000 -D+0->T 522->M
0603 015000 006700 132537 D+0->0 T3->D(A15) 2537 X M S15->M
0604 061000 005611 102755 D+C->S M->D 2785 X M. S61->M
0605 157000 005700 005652 5->557 D+0->0 M->D+ 3632 X X
0606 000000 113600 000000
                               -D+C->C, M->I
0607 000000 110616 000000
                              - ]+(->)
0610 000000 006707 030000 JUMP D+0->C, 12->D(A17)
0611 000000 000000 noncon 0+0->0 (MOF)
                       (AT REGINNING OF PROGRAM: D+C->S)
                    (AT REGINNING OF PROGRAM: S->SE1)
```

COCCCC 170010 CCCCCC END

(MICHOCODE FOR INVERSE PROM · DCT)
(TAPE 1, 9-20-77)

#### (INVERSE DPCM)

(S6C->M AT END) cood cocced cocced cocced c+c->c (NO OPERATION) 0001 000000 005010 003632 3632 X M RIN->D (\*\*\*\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) 0002 040000 003700 100000 840->M (\*) M->D D+0->0(\*) 0003 000000 006611 000662 0662 X M hIN->D (\*)D+0->S(\*) (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) 0004 041000 003700 100000 S41->M(\*)M->D D+C->C (\*) (\*\*\*\*\*\*\*\*\*) (\*!\*\*\*\*\*\*) 0005 160000 005631 003632 3632 Y M HIN->D (\*1D+0->S D+C->RC(\*)S->S60 (\*\*\*\*\*\*\*\* 0006 042000 003700 100000 542->M (\*)#->D D+0->G (\*) (\*\*\*\*\*\*\*\*\*) (\*) 0007 140000 005611 003632 3632X M RIN->D (\*)D+0->S (\*) S->S40 (\*\*\*\*\*\*\*) (\*\*\*\*\*\*) 0010 043000 003700 100000 S43->M (\*)M->D D+0->Q (\*) (\*\*\*\*\*\*\* (\*) 00.1 141000 005611 003632 3632X M RIN->D (\*) D+Q->S (\*)S->S41 (\*\*\*\*\*\*) (\*\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*\*) 0012 044000 003700 100000 S44->M(\*) M->D D+0->G (\*) (\*\*\*\*\*\*) (\*) 0013 142000 005611 003632 3632X M HIN->D (\*)D+Q->S (\*) S->S42 (\*\*\*\*\*) (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*\*) 0014 045000 000700 100000 545->M (\*) M->D D+0->C(\*) (\*\*\*\*\*\*\*\*) (\*) 0015 143000 005611 003632 3632 X M RIN->D (\*)D+C->S (\*) S->S43 (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) 0016 073000 003700 100000 573->M (\*) M->D I+0->((\*) (\*\*\*\*\*\*\*\*) (\*) 0017 144000 005611 003632 3632 x M FIR->D(\*) D+C->S (\*) S->S44 (\*\*\*···\*\*) (\*\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) 0020 046000 003700 100000 846->N (\*) M->D D+C->G(\*) (\*\*\*\*\*\*\*\*) (\*\*) 00x1 146000 005611 003632 6637 Y H PIN->D(\*) D+C->S (\*) S->S45 0022 072000 003700 100000 S72 ->M(\*) N->U D+C->Q(\*) (\*\*\*\*\*\*\*) (\*) 0023 173000 005611 003632 3632 X M RIN->D(\*) D+O->S (\*) S->S73 (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) D+C->Q(\*) 0024 047000 003700 100000 S47->M (\*) M->D (\*\*\*\*\*\*\*\*) (\*\*) 0025 146000 005611 003632 3632 X M HIN->D(\*) D+Q->S (\*)S->S46 (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*)

```
0026 071000 003700 100000 571->M (*) M->D
                                         (**)
                             (*******)
0027 172000 005611 005632 3632 X M HIN->D(*) D+C->S (*)S->S72
                       (*******) (******) (*******)
0060 050000 008700 100000 S50->M (*) M->D D+0->Q(*)
                            (+++++++)
                                        ( k x )
0001 147000 005611 003632 3632X M RIN->D (*) D+0->S (*) S->S47
                       (*******) (********) (********)
0032 070000 003700 100000 870->M(*) M->D
                                         (**)
2033 171000 200011 200000 00000 M HIN->U (*) D+Q->S (*) S->S71
                                  (********) (********)
                       (*****)
2034 251000 203700 100000 501->H(*) H->U U+C->U(*)
                            (******
                                          (**)
0035 150000 005611 005632 3632X M HIN->D(*) D+0->S (*) S->S50
                       (*******) (*******) (********)
0056 067000 003700 100000 S67->M (*) M->D D+0->Q(*)
                            (********
                                          (**)
0037 170000 005611 003632 5632 X M RIN->D (*)D+Q->S (*)S->S70
                       (********) (********)
0040 052000 003700 100000 S52->M (*) M->D D+0->Q(*)
                              (********) (**)
0041 151000 005611 003632 3632 Y W PIN->D (*)D+C->$ (*)S->S51
                       (********) (********) (*********)
0042 066000 003700 100000 S66->M (*) M->D D+0->0(*)
                            (********)
                                            (**)
0043 167000 005611 003632 3632X M RIN->D(*) +(->5 (*)5->567
                       (*******) (*******) (*******)
0044 053000 003700 100000 S53->M (*) M->D D+0->Q(*)
                              (*******)
0045 152000 005611 003632 3632 X M FIN->D (*)D+Q->S (*) S->S52
                       (******)
                                      D+0->Q(*)
0046 060000 003700 100000 865->M(*) M->D
                            (*******)
                                              (**)
2047 166000 005611 003632 3632X M HIN->D (*) D+C->S (*)S->S66
                       (******)
                                       D+C->Q(*)
0050 054000 003700 100000 S54->M (*) M->D
                            (********)
                                              (*)
0051 153000 005611 003632 3632 X M RIN->D (*)D+C->S (*)S->S53
                       {*******
                                     (*******) (******)
2052 264000 203700 100000 S64->M (*) M->D
                                        D+C->C (*)
                            (*******)
0053 165000 005611 003632 3632 X M HIN->D (*) D+0->S (*)S->S65
                       (+++******)
                                     (*******) (*******)
0054 055000 003700 100000 S55->K (*)M->D
                                        D+C->Q(*)
                             (********)
0055 154000 005611 003632 3632 X M RIN->D (*) D+Q->S (*) S->S54
                       (******) (******) (*******)
005t 063000 003700 100000 863->M (*) M->U D+0->C(*)
                            (*********)
0057 164000 005611 003632 3632 Y M PIN->D (*) D+C->S (*) S->S64
```

(\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) (\*\*\*\*\*\*) 0000 000000 000700 100000 856->% (\*) M->D D+0->Q (\*) (\*\*\*\*\*\*\*) (\*\*\*) 0061 155000 005611 003632 3632 X M kIN->0 (\*) D+Q->5 (\*)5->55 (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) 0062 062000 003700 100000 S62->M (\*) 1->1 D+C->(\*) (\*\*\*\*\*\*\*\*) (\*\*) 0063 163000 005011 003672 3632 Y M RIN->1 (4) P40->0 (4)9->563 (\*\*\*\*\*\*) (\*\*\*\*\*\*) 0064 057000 003700 100000 557->M (\*) M->D D+0->0 (\*) (\*\*\*\*\*\*) (\*\*) 0065 156000 005611 003632 3632 X M RIN->D (\*) D+C->S (\*)S->S56 (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) (\*\*\*\*\*\*) 0066 061000 003700 100000 861->M (\*) M->D D+0->C (\*) (\*\*\*\*\*\*\*\*) 0067 162000 005611 003632 3632 X M RIN->b (\*)b+c->\$ (\*)S->862 (\*\*\*\*\*\*) (\*\*\*\*\*\*\*) (\*\*\*\*\*\*\*) 0070 060000 003700 100000 560->M (\*) M->D D+0->Q (\*) (\*\*\*\*\*\*\*\*) 0071 157000 000611 001324 1324 X M (\*) b+(->\$ (\*)\$->\$57 (\*\*\*\*\*\*\*) (S->SE1 BELOW)

> (INVERSE DPCM AND DCT) (TAPE 2, 9-28-77)

#### (INVERSE FINAL FOTATION)

(SEC->Y ABOVE) (2650Y M ABOVE) 0072 041000 003010 100000 841->M (\*) 4-> 0073 161000 000700 000777 0777 X M (\*) 5->SE1 (+) D+C->C 0075 100001 003730 000776 D+C->H1 H->D 0776 X K (\*) S->SC (\*\*\*\*\*\*\*\*) 0076 043000 003711 100062 543->M (\*) D+0->S H->D CODE X N 0077 101002 003730 000772 0772X M(\*) S->S1 D+C->F2 C100 044000 003711 100113 H->U 0113 Y W S44->M (\*) D+C->S 0101 102005 005750 000766 D+0->H3 M->D 0766 X M (\*) S->S2 (\*\*\*\*\*\*\*) 0102 070000 003711 100144 573->M (\*) D+0->S M->D 01447 M (\*\*\*\*\*\*\*\*\*) 0103 045004 005750 100174 0174% N S45->N(\*) (+0->n4 N->) 0105 073000 003700 100174 D+0->Q M->D 0174\* W 573->M (\*\*\*\*\*\*\*) 0106 072005 003630 100761 872->M (\*10+q->R5 M->D 0761 X M (\*\*\*\*\*\*\*\* 0107 046000 003700 100225 0225X M S46->M (\*1D+0->Q M->D

```
(+)
                                    (++*******
0110 104000 118611 000762 4->0
                        0752 ( M(*)-1+0->8(*)5->84
                             0111 072000 006700 100226 b+0->U N->U 7257 % 572->%
                 (********)
0112 071000 000000 100752 871->M(*)L+Q->R6 M->L 0752 Y "
                      ( de asta opajakojakoje)
0116 047000 006700 100264 0264X ii 847->* (*)L+0->( ii->L
                           (+)
                                    (********)
0114 105000 118e11 000742 K->B 074FX W(*)-[+t->:(*)5->58
                            (ar bas incherrenters)
0115 071000 003700 100264 D+C->0 N->D WOAT # $71->#
                 (*******)
0116 070007 000600 100742 570->N (*)L+0->17 X->L 0742 X X
                  (**********)
0117 050000 008700 100804 0504Y N 950->4 (*)1+0->6 /->:
                         (*) (********)
0121 070000 000700 100004 D+C->C
                        1,->1 2604 4 SYO->4
                  ( ** ****** )
0127 067010 000660 100751 567->N (*)D+Q->H10 N->H 0761 X 4
                      0123 C01000 000700 100408 0335X M S01->M (*)1-0->0 K->b
                            (*) (*).k*****)
C124 107000 110011 000717 (->+ 07177 (1*)-E+C->> (-)5->57
                            0180 064000 005400 100400 1+0->0 4->P 09894 X 04.0->0
                  ( entroles of a)
C717 Y 1
                      ( destatement to the )
0180 110000 110011 000.01 4->D
                        07047 (4)-1+(->8(4)8->810
                             0131 066000 008700 100861 L+0->0 P->L 0861X X 864->4
                 (********
0132 068012 000630 100704 865 ->0(*) 64(->6); 7->: 0704 / 5
                     0155 055000 005700 100407 0407A A 555->#(+) P+0->L
                       (*) (*******)
0134 111000 110e11 000et? N->b 00007k m(*)-b+w->b(*)b->b11
                         0135 065000 005700 100607 p+c->t 8->t 94077 M 955->Y
                  ( ********** *** )
0150 064010 000000 100007 564->N (*10+0->n15 N->n15 N->n
                      (स्कारकात्व का
2167 084000 006700 100464 04644 X 854->t. (+) 6+0->t
                                      1->1
                                      ( **** * * *** )
                             (×)
(depresentation or the state)
0141 064000 006700 100464 147->0 M->1 0464 F 564->1
                  (++i+kksi)
0142 063014 003630 100600 363->* (*114:->:14 *!->! Qubb * *
```

```
(*********)
0140 018000 008700 100401 0461 ( M Spb->K (*) i#0->c
                           ( · ) ( · + · · + · · · · · )
0146 115000 11561) 000653 M-># 06537 M(*)-140-5(*)S->818
                       ( 100 habtestakakakakakak
0145 065000 125700 1004t1 8-0->6 N->B
                            04F1 ( % 51.->
                ( *********)
0190 002010 000000 100000 se2->M (*)D+C->A15 M->D 0688 X %
                     (setsheets) por marsh come
0147 050000 000700 100505 05057 M 250->3 1x12+0->0
                       (*) (*******)
0150 114000 115611 000614 H->U 05147 M(*)-E+C->: (*)8->$14
                          ( * 京京与京本中家市市(《津本本本市本本)
0151 062000 008700 100505 B+C->C M->D
                            0805% % Sez->.
                (*******)
Clor coldin ccoppc 100014 coll-54 (*)0+0-5810 (*->0
                                   CC14 Y M
                    0163 067000 008700 100680 06807 V 867->V (*) D+0->u
                   (+) (*******)
0184 118000 118411 000098 "->h 05984 4(*)- +0->51 116->516
                        (中央中央中央市场大学大学工作)
(*********)
C156 C-0017 CC066C 100070 840->5 (*)DFC->640 -> C070 Y M
                      (********
2157 200000 000700 001000 1000 7 K (+4),+0->0 3->0
                       (*******
0160 116000 118611 000000 ->_ (*)-p+c->5(*)5->5(6
                        (*********)
0161 117000 000750 000000 L+0->L0
                             5->517
                TINVERSE DECK AND DOTY
                (TAPE 3, 9-15-77)
             (FIRST COLUMN OF INVERSE PUTTERFLIES)
0162 000210 001111 000000 SC->D #10+H10->S
0108 100010 110550 000000 -D+R0->R10 S->R0
0164 010000 001550 000000 P+HC->HO $10->D
01+5 000000 110700 000000 -D+C->G
             016U 017000 111611 000000 517->B (*)-D+C->B
                 (******)
$1->D
(**********
0176 000000 006711 000t20 M->+ 10->+ 0t20 Y Firs 810510 005
```

5->507 M->1 Stol Y 4

0174 137000 005700 005751 1+C->C

```
2175 200000 200011 200000 D+U->S
                                            M->D
0176 037000 001700 000000 S37->D L+0->D
0177 117361 000130 000000 S->S17 H17+R1->R1
                     (***********
0201 002000 001700 000000 D+0->0 S2->D
C2C2 000000 000613 000000 1+0->M 02C3 000000 120611 001420 1420 X M D-G->S
                                           H2-H16->M
0204 102000 120110 000044 0044 X M 4->0 S->S2
0205 000000 003711 001420 M->D D+0->S 1420 X M
0206 137000 003700 003044 D+C->U 5->537 K->D 3544 X M
0207 000000 005611 000000 D+G->S
0x10 0x7000 001700 000000 S:47->D D+0->0
0211 110542 000130 000000 5->S16 K16+R2->R2
0213 003000 001700 000000 D+0->Q S0->I
0214 000000 00061- 000000 p+q->
0215 000000 120611 002162
                            2162 Y H D-C->S
0216 103075 123113 003247 3247 X M M->D S->S3 P3-P15->M
0217 000000 003711 002162 M->D D+0->S 2162 X M
0220 137000 003700 003247 D+C->0 S->S57 M->D 3247 Y Y
0221 000000 003611 000000 D+0->S
                                             M->1
                            $37->D
0222 037000 001700 000000
0223 115323 000130 000000 S->S15 R15+R3->R3
                   (************
0224 014015 111630 000000 S14->D
                              (*)
0225 004000 001700 000000 D+0->Q 54->D

        CP26
        000000
        C00000
        D+G->M

        CP27
        C00000
        120611
        C02650
        2650
        X
        M
        D-G->S

0230 104114 123113 002650 2660 X M M->D S->S4 R4-h14->M
0231 000000 003711 002650 M->D D+C->S 2650 X M
0232 137000 003700 002650 D+O->O S->S37 M->D
                                             2650 X M
0233 000000 003611 000000 D+Q->S
                                             M->D
0234 037000 001700 000000 $57->b
                                         D+C->0
0235 114304 000130 000000 S->S14 R14+R4->R4
                     (************)
                                      -D+Q->F14
0236 013014 111630 000000 S13->D (*)
0237 005000 001700 000000 D+c->0 S5->D (*)
                                 (*******************
0240 000000 000613 000000 D+C->M D+C->S
0242 105133 123113 002162 2162 Y M M->D S->S5 R5-R13->M
0243 000000 005711 003247 M->D D+C->S 3247 X M
0244 137000 003700 002162 D+C->0 S->S37 M->D 2162 X M
0245 000000 000011 000000 D+Q->S
                                             M->D
0246 037000 001700 000000 S37->#
0247 113265 000130 000000 5->$15 k13+k5->k5
                    0250 012013 111630 000000 S1F->D (*) -D+Q->R13
                               (**************
```

0251 006000 001700 000000 D+0->Q S6->D

 0252 000000 000613 000000
 D+0->M

 0253 000000 120611 003544
 3544 X M D-0->S

```
0522 000000 005011 000000 b+c+>6 0545 057000 000000 b+c+>6 057000 000000 b+c+>6 057000 000000
( washing to with rea h)
0025 00000t 111t 60 000000 85->1 (4) -D+(->+t
                            ( teast ( straw man at the fat)
004E 006000 001700 000000 I+C->C 55->E
5029 000000 000tle 000000 .4t->#
0350 000000 120011 000566 3044 x % 1-(->5
50-50->h
05% 137000 005Y00 0014Y0 F+0->0 S->5YV V->F 1420 X M
0484 000000 002611 000000 1+0->5
0668 027000 001700 000000 $67->0
0684 100128 000160 000000 8->55 F5+6->+6
                                           E->1.
                                          D+ ^->(
                  (existense entrich)
0667 000006 110(60 000000
                      0040 010014 001111 000000 -10->, F14+814->6
0041 000214 000600 000000 : +810->814
0042 014210 111550 000000 -D+H10->H10 514->H
0050 174000 110700 000000 -1+0->0 (44 85588)
USAA 011000 111611 000000 811->D (#)-,+(->)
                    0010 017000 001700 000000 L+0->L 317->,(1)
0%-7 000000 120011 001420 1420 1 1-(->)
0350 1176/1 120110 000000 0000 K n 3->1 5->517 F17-F11->X
0351 000000 000711 001420 2->D D+0->S 1620 + 167000 000700 000044 D+0-> D+0->S 1620 + 167000 000700 000044 D+0->
0864 000000 CC0411 000000 546->8 559->0
                                        1134450
0565 111287 000150 000000 8->811 x 11+817->717
               (*) -I+(->:)11
0356 012011 111660 000000 512->5 (*)
                               (Kentanterstehekaraki)
0388 016000 001300 000000 P+0->r : Tr->r : Tr->r
00000 000000 000013 000000 µ+(->4
00000 120011 002000 2000 X X 1-C->5
0002 116002 120110 002000 2000 X X 3->1 S->16
0000 000000 000711 002000 V->0 140->5 2050 X X
00000 000700 002000 140->0 S->200
                                          1.16-112->h
00000 000000 000001 000000 D+0->0 8->80/ N->D
                                          N->F
                           557->D
0866 087000 001700 000000
SHEY 1177-06 000100 000000 5->512 811+016->-16
                   (may soft many making at)
                                       -1+4->nic
                         0870 018012 111630 000000 · 10->4
0371 016000 001700 000000 140->0 S16->0
```

```
0400 Carece 001700 000000 Se7->:
                                                                                                                                                           L+ 0->L
 040 - 110kye 0001e0 000000 5->810 - Hetale->:16
                                                      (***********
                                                                                 (*) -p+(->;];;
0402 000015 110te0 000000
                                                                                                                          (***********************
                                                                         (INVERSE LECY AND DOLL)
                                                                        (VeFs. 9. 3-15-77)
                                                                    (45 Taubak Butterbuiks)
040a 000042 001111 000000 50->* ********
040x 100002 110550 000000 -D+B0->+0 5->+0
040L 000000 110700 000000 -U+0->0
                                                                    ( * * * * * * )
0407 005000 111611 000000 sc->p (F) -144->5
                                                                      - (distancement)
0410 001000 001700 000000 b+0->4 | 61->b - (4)
0411 102000 000614 000000 5+6->h (*) 6->82
                                                                                                   0415 101025 125115 002c00 2cb0 / K (->) | S->(1 | | | | | | | | | | | | |
0414 000000 000711 002c00 H->B B+0->8 2000 F C
0416 000000 000611 000000 D+C->5
The second of th
0421 000006 110660 000000 (5.) -D+;->+2
0422 0001 / The 111 000000 84->4 htts/->
 ... 00010m 000000 000000 0+ 14->pt
(********) 5->$t.
0426 005000 111611 000000 Pb->1 (*)-1+(->a
                                                                                     (4.2 + + +4. + +)
0427 007000 001700 000000 p+0->0 87->p(#)
0200 104000 000010 000000 D+C->X(*) S->54
                                                                                                      ( super k booking not be seen to be
0464 157000 005700 007050 b+J->6 (->6/4 4->5 1660 7 7 5
0435 G00000 000611 000000 1+(->5 may make the make the second of the sec
0496 294000 001400 000000
                                                                                              14-1
                                                                                                                                                       1.+0->
                                                                                              207
```

.->

2017 000000 000011 000000 0+(->5

```
0437 105127 000130 000000 S->S5 H5+hY->h7
                   2441 214356 201111 202000 514->D F16+616->S
0442 000516 000530 000000 D+ #14->H16
0443 016314 111530 000000 -D+514->+14 516->L
0444 116000 110700 000000 -D+C->C
                                    5->516
                    (*******)
2445 215222 111611 202222 $15->b (*) -b+4->$
                         (*******)
0446 017000 001700 000000 D+C->C S17->D(*)
0447 114000 000€18 000000
                            D+0->M(*)
                                       5->$14
                                [****************
0450 000000 120611 002650 2650 X M D-C->8
2451 117375 123113 002650 2650 X M M->D S->S17 F17-H15->M
0452 000000 003711 002650 M->D D+C->S 2650 X M
0405 157000 003700 002650 D+0->Q 5->567 Y->D
                                            2650 X N
                                            1->1)
0454 000000 003611 000000 D+C->5
                         $37->D
                                            11+1->(
0455 037000 001700 000000
0456 115337 000130 000000 S->S15 P15+R17->F17
                -140-2115
0457 000015 110630 000000 (*)
                                 0460 01028: 001111 000000 810->D F12+812->S
0461 110212 110530 000000 -D+R1C->R12 S->S10
0462 012210 001530 000000 D+R10->110 S12->D
0463 000000 110700 000000 -D+0->C
0464 015000 111611 000000 S13->D (*)-D+u->D
                         (********)
0465 011000 001700 000000 D+0->0 S11->D(*)
                           D+Q->M(*) S->512
2466 112000 000613 000000
                                0467 000000 120611 002660 2660 X M D-C=>S
0470 111233 123113 002650 2650 Y M M->D S->S11 H11-H13->M
0471 000000 000711 002660 N->D D+C->S 2650 X M
0472 137000 003700 002650 D+C->0 S->S37 M->D
                                           2650 X M
0474 000000 003611 000000 D+0->8
0474 007000 001700 000000 S37->D
                                            M->D
                                            0+0->0
0475 113271 000130 000000 5->S13 F13+H11 ->F11
                     (**********
                                             -1+C->P13
0476 001013 111680 000000 S1->D (*)
                                (SCALLACT
                     (S1->D ABOVE)
0477 000000 000700 000000 D+0->0
0500 004000 001611 000000 D+Q->5 (*) 53->L
CBC1 101000 000700 000000 S->$1 (*) D+0->4
                     (******)
2502 205000 001611 000000 85->D (*) D+Q->S
0500 100000 000700 000000 D+0->0 (*)5->50
```

```
(*******)
0504 007000 001611 000000 D+G->S(*) S7->D
0505 105000 000700 000000 S->S5 (*) D+0->0
                       (******)
0506 011000 001611 000000 S11->D (*) D+Q->S
0507 107000 000700 000000 D+0->Q(*) S->S7
                           (*********)
0510 013000 001611 000000 D+0->S(*) S13->h
0511 111000 000700 000000 S->511(*) (+0->0
                       (*******)
0512 015000 001611 000000 $15->D(*) D+G->$
0515 113000 000700 000000 D+0->0(*) S->S13
                            (*****
0514 017000 001611 000000 D+0->5(*) S17->D
0515 115000 000700 000000 S->$15(*) b+0->0
                      (******)
0016 000000 000611 000000 (*) D+0->S
0517 117021 000130 000000 H1+H1->H1(*) S->S17
                              (********)
0520 000063 000130 000000 H3+H3->H3
0521 000125 000130 000000 h5+R5->R5
C622 CCC167 CCC13C CCCCCC H7+H7->H7
0523 000251 000130 000000 R11+R11->R11
C524 CCC273 CCC13C CCCCCC R13+R13->R13
0525 000335 000130 000000 R15+W15->R15
0526 000377 001130 000000 R17+R17->R17 (*) S0->D
                       (SUMS. DIFFEHENCES AND OUTPUT)
                      (SO->L ABOVE)
0527 000000 000500 000000 D+HC->C
0530 012020 111011 000000 -R1+Q->S S12--D
0531 013240 111500 000000 -D+P12->0 S13->D
0532 137000 000615 000000 S->S37 D+Q->HOUT
0533 000000 000614 000000 D+C->LOUT
                       (*********)
0534 016000 111611 000000 $16->D (*)-D+C->$
0535 136340 000500 000000 D+H1t->Q(**) S->S36
                               0536 000360 000015 000000 R17+G->ROUT
0537 004360 111011 000000 -R17+U->S S4->D
0540 005100 111500 000000
                               -U+H4->U 55->D
0541 135000 000614 000000 S->S35 D+Q->LOUT
                       (*******)
0542 006000 111611 000000 S6->D (*)-D+Q->S
0640 134140 000500 000000 D+P6 ->01+15->534
                               0544 000160 000015 000000 R7+Q-> ROUT
C545 C1416C 111C11 CCCCCC -k7+C->S S14->D
0546 015300 111500 000000 -D+R14->0 S15->D
0547 133000 000614 000000 S->S35 D+U->LOUT
                       (********)
```

```
0500 010000 111t11 000000 DIG->L (*1-D+G->5
CODI 102200 000000 000000 D+h10->6(+15->502
                             (**************
2002 200210 200010 200000 h11+u-> h007
Cope CCLARC 111011 000000 -r11+6->5 62->0
2554 205040 111500 200000 -D+p2->0 S5->1
0500 151000 000014 000000 5->S51 L+(->L004
                     (********)
0006 002000 111611 000000 52->F (*)-E+C->S
0557 150040 000500 000000 1+52->0(*) 5->550
                            (*******************
0560 000060 000015 000000 hate->1 JUY
0861 010060 111011 000000 -k3+C->S S10->F
0502 011200 111600 000000
                               -D+410->0 $11->0
0568 127000 000014 000000 S->S27 p+C->1/4/2
                      [*********
0864 014000 111611 000000 814->D (*1-L+0->S
0565 126500 000000 000000 D+:14->U(<) S->526
                            2066 0000% 0 000018 000000 118+G->FUUT
0567 006620 111011 000000 -r16+0->5 S6->b
                                 -D+116->6 57->D
0.70 007140 111500 000000
                            D+Q->LUCT
0571 125000 000014 000000 5->525
                      (*******
057% 004000 111611 000000 54->D (*) -D+C->S
0575 124100 000500 000000 L+84 ->L(+) 5->S24
                             0074 000120 000015 000000 R5+C->100T
0070 JIGIZU 111011 UUQUUU -AD+C->5 S16->0
2076 017060 111800 000000 Mag as- al
                                -14+11->L $17->1
0eW 128000 000t14 000000 5->5% (+0->t0t1
                    (********
0600 012000 111611 000000 010-> (*)-0+0->5
0601 122740 000000 000000 D+112->0(*) 5->527 diagram of the second
                              (***************************
SECK 000260 000016 000000 Fle+6->8 ALL
0e00 000260 111011 000000 -110+C->8 E 80->L EDIA
0004 001000 111000 000000 -D+FC->C 81->D
CECE 121000 000614 000000 5->521
                                レナッー>しいじょ
                      (********
CUBE C21000 111615 000000 521->D (*) -D+U->EJUI
                            CUCY 022000 001714 000000 D+C->LUN 522->D
0E10 025000 001710 000000 D+0->hUUY SZ5->D
0011 024000 001714 000000 b+0->LUC 524->D
                                525->L
0612 026000 001716 000000 L+C->hJUT
0613 026000 001714 000000 D40->LJUT 526->D
0014 027000 001715 000000 D+0->hJUT $27->D
0615 030000 001714 000000 I+0->LONG
                                530->P
0616 001000 001715 000000 D+0->holiq
                                 551->0
0017 052000 001714 000000 D+0->LOUT
                                 $32->D
0420 064000 001716 000000 D+C->hUNT
                                 833->1
0611 064000 001714 000000 D+0->LJ05
                                 534->1
```

```
0626 066 000 001714 000000 1+0->5 17 564->5
    0074 007000 001716 000000 140->jaka | 007->
    0016 300000 000714 000000 a+0->1005
    0626 060000 000017 1000000 AFFF $60->A
    CUEY 000000 000200 000000 0+(->( () /E)
Entro 17010 come Par an Entropy Entrop
```

### QUANTIZER IMAGE

010000	000070	000070	000070	000070	000070	000076	)00070	000070	
010020	000070	000070	000070	000070	000070	000070	000070	000070	
010040	000070	000070	000070	000070	000070	000070	000070	000070	
010060	000070	000070	000070	000070	000070	000070	000070	000070	
010100	000010	000010	000010	000010	000010	000010	000010	000010	TO
010120	000010	000010	000010	000010	000010	000010	000010	000010	
010140	000010	000010	000010	000010	000010	000010	000010	000010	
010160	000010	000010	000010	000010	000010	000010	000010	000010	
010200	000040	000040	000042	000042	000044	000044	000046	000046	
010220	000050	000050	000052	000052	000054	000054	000056	000056	
010240	000060	000060	000062	000062	000064	000064	000066	000066	
010260	000070	000070	000072	000072	000074	000074	000076	000076	T1
010300	000000	000000	000002	000002	000004	000004	000006	000006	
010320	000010	000010	000012	000012	000014	000014	000016	000016	
010340	000020	000020	000022	000022	000024	000024	000026	000026	
010360	000030	000030	000032	000032	000034	000034	000036	000026	
010400	000057	000057	000057	000057	000057	000057	000057	000057	
010420	000057	000057	000057	000057	000057	000057	000057	000057	
010440	000057	000057	000057	000057	000057	000057	000057	000057	
010460	000074	000074	000074	000074	000074	000074	000074	000074	<b>T2</b>
010500	000004	000004	000004	000004	000004	000004	000004	000004	
010520	000021	000021	000021	000021	000021	000021	000021	000001	
010540	000021	000021	000021	000021	000021	000021	000021	000021	
The state and the second									
010560	000021	000021	000021	000021	000021	000021	000021	000021	
010600	000040	000041	000042	000043	000044	000045	000046	000047	
010620	000050	000051	000052	000053	000054	000055	000056	000057	
010640	000000	000061	000062	000063	000064	000065	000066	000067	T3
010660	000070	000071	000072	000073	000074	000075	000076	000077	13
010700	000000	000001	000002	000003	000004	000005	000006	000007	
010720	000010	000011	000012	000013	000014	000015	000016	000017	
010740	000020	000021	000022	000023	000024	000025	000026	000027	
010760	000030	000031	000032	000033	000034	000035	000036	000037	
011000	000050	000050	000050	000050	000050	000050	000050	000050	
011020	00000	000050	000050	000050	000050	000050	000050	000064	
011040	000064	000064	000064	000064	000064	000064	000064	000064	<b>T4</b>
011060	000072	000072	000072	000072	000076	000076	000076	000076	14
011100	000002	000002	000002	000002	000006	900009	000006	000006	
011120	000014	000014	000014	000014	000014	000014	000014	000014	
011140	000014	000030	000030	000030	000030	000030	000030	000030	
011160	000030	000030	000030	000030	000030	000030	000030	000030	
011200		000041		000043		000045	000046	000047	
011220		000051	000052	000053	000054	000055	000056	000057	
011240	000060	000061	000062	000063	000064	000065	000066	000067	
011260	000070	000071	000072	000073	000074	000075	000076	000077	<b>T</b> 5
011300	000000	000001	000002				000006		13
011320		000011	000012				000016		
011340		000021	000022	000023			000026		
011360		000031	000032				000036		

011420       000054       000054       000054       000054       000054       000054       000062       000062         011440       000062       000062       000062       000062       000066       000066       000066       000066       000066       000066       000066       000066       000066       000066       000066       000066       000077       000077       000077       000077       000077       000077       000077       000007	The second second									
011440	011400	000043	000043	000043	000043	000043	000043	000043	000043	
011460	011420	000054	000054	000054	000054	000054	000054	000054	000062	
011500	011440	000062	000062	000062	000062	000066	000066	000066	000066	
011520	011460	000071	000071	000073	000073	000075	000075	000077	000077	
011540	011500	000001	000001	000003	000003	000005	000005	000007	000007	Т6
011560         000035         000035         000035         000035         000035         000035         000035         000035         000035         000035         0000205         000206         000207         000207         000207         000207         000201         000211         000212         000213         000213         000214         000215         000216         000227           011640         000220         000221         000222         000223         000224         000225         000226         000227           011700         000240         000241         000222         000233         000234         000235         000236         000237           011700         000250         000251         000252         000253         000254         000255         000256         000257           011740         000260         000271         000272         000273         000274         000275         000267         000275           011760         000270         000271         000272         000273         000274         000275         000276         000277           01200         003310         000311         000312         000313         000313         000316         000317	011520	000012		000012		000016			000016	
011600         000200         000201         000202         000203         000204         000205         000206         000217           011620         000210         000211         000212         000213         000214         000215         000216         000217           011640         000223         000221         000223         000224         000225         000226         000227           011640         000230         000231         000232         000233         000234         000235         000236         000237           011700         000240         000241         000242         000243         000244         000245         000246         000247           011740         000250         000251         000252         000253         000254         000266         000266         000267           011760         000270         000271         000272         000273         000274         000275         000266         000267           012000         000310         000311         000312         000313         000313         000315         000316         000317           012040         000330         000331         000332         000333         000334         000335 <td< td=""><td>011540</td><td></td><td>000024</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	011540		000024							
011620         000210         000211         000212         000213         000214         000215         000216         000217           011640         000220         000221         000222         000223         000224         000225         000226         000227           011700         000240         000241         000222         000223         000234         000235         000246         000247           011720         000250         000251         000252         000253         000254         000255         000256         000257           011740         000260         000261         000262         000263         000264         000265         000266         000267           011760         000270         000271         000272         000273         000274         000275         000276         000277           01200         000310         000301         000302         000313         000313         000314         000316         000317           012040         000320         000321         000322         000333         000334         000335         000336         000336         000337           012100         000340         000341         000352         000353										
011640         000220         000221         000222         000223         000224         000225         000226         000227           011660         000230         000231         000232         000233         000234         000235         000236         000237           011700         000240         000241         000242         000243         000244         000245         000246         000247           011700         000250         000251         000252         000253         000254         000255         000266         000257           011740         000260         000211         000272         000273         000274         000275         000276         000277           01200         000300         000301         000302         000303         000304         000315         000317           012040         000320         000321         000322         000333         000334         000335         000336         000317           012040         000340         000341         000342         000333         000344         000335         000336         000347           012100         000340         000341         000352         000353         000355         000355	011600									
011660	011620	000210	000211	000212					000217	
011700         000240         000241         000242         000243         000244         000245         000246         000247           011720         000250         000251         000252         000253         000254         000255         000256         000257           011740         000260         000261         000262         000263         000264         000265         000266         000267           011760         000270         000271         000272         000273         000274         000275         000276         000277           01200         000310         000311         000312         000313         000314         000315         000316         000317           012040         000320         000321         000322         000333         000334         000335         000336         000337           012100         000340         000341         000332         000333         000334         000335         000336         000337           01210         000350         000351         000352         000353         000354         000355         000356         000357           012140         000360         000761         000362         000033         000344         0	011640	000220	000221	000222					000227	
011720										
011740										
011760	011720	000250	000251						The state of the state of	
012000         000300         000301         000302         000303         000304         000305         000306         000307           012020         000310         000311         000312         000313         000314         000315         000316         000317           012040         000320         000321         000322         000323         000324         000325         000326         000327           012060         000340         000341         000332         000333         000334         000335         000336         000337           01210         000350         000351         000352         000353         000354         000355         000356         000357           012140         000360         000371         000372         000373         000373         000375         000366         000367           012160         000370         000371         000372         000373         000374         000375         000376         000377           012200         000010         000011         000012         000013         000014         000015         000016         000017           012240         000020         000021         000022         000033         000034									and the same of th	
012020         000310         000311         000312         000313         000314         000315         000316         000317           012040         000320         000321         000322         000323         000324         000325         000326         000327           012060         000330         000331         000332         000333         000334         000335         000336         000337           012100         000350         000351         000352         000353         000353         000355         000356         000357           012140         000360         000371         000372         000373         000374         000375         000376         000376         000376         000372         000373         000374         000376         000376         000377         000373         000374         000375         000376         000376         000377         000373         000374         000375         000376         000376         000377         000377         000037         000376         000376         000376         000376         000376         000037         000077         000007         000007         000007         000007         000007         000007         000007         000007         000										
012040         000320         000321         000322         000323         000324         000325         000326         000327           012060         000330         000331         000332         000333         000334         000335         000336         000347           012100         000350         000351         000352         000353         000354         000355         000356         000357           012140         000360         000371         000372         000373         000374         000375         000376         000377           012160         000370         000371         000372         000373         000373         000375         000376         000376           012200         000000         000011         000012         000003         000004         000005         000064         000007           012240         000020         000021         000022         000033         000034         000035         000036         000037           012300         000040         000041         000042         000033         000033         000034         000045         000046         000047           012340         000050         000051         000052         000053 <td< td=""><td>012000</td><td>000300</td><td>000301</td><td>000302</td><td>000303</td><td>000304</td><td></td><td></td><td>000307</td><td></td></td<>	012000	000300	000301	000302	000303	000304			000307	
012060         000330         000331         000332         000333         000334         000335         000336         000337           012100         000340         000341         000342         000343         000344         000345         000346         000347           012120         000350         000351         000352         000353         000354         000355         000356         000357           012140         000360         000371         000372         000373         000374         000375         000376         000377           012200         000000         000001         000002         000003         000004         000015         000016         000017           012240         000020         000021         000022         000023         000024         000025         000026         000027           012300         000040         000041         000042         000033         000034         000035         000036         000037           012340         000060         000061         000062         000053         000054         000055         000066         000067           012400         00010         000101         000102         000073         000074	012020		000311	000312					27 -52 22 220 0222 0	
012100									000327	
012120	012060	000330	000331	000332			000335	000336	000337	
012140	012100	000340	000341	000342					216 16 26 260 1	
012160         000370         000371         000372         000373         000374         000375         000376         000377         T7           012200         000000         000001         000002         000003         000004         000005         000006         000007           012220         000010         000011         000012         000013         000014         000015         000016         000017           012240         000020         000021         000022         000023         000024         000025         000026         000027           012360         000030         000051         000052         000053         000054         000055         000056         000057           012340         000060         000061         000062         000063         000064         000065         000066         000067           012360         000070         000071         000072         000073         000074         000075         000076         000077           012400         000100         000101         000102         000103         000104         000105         000106         000107           012440         000120         000121         000122         000123         000	012120	000350	000351	000352	000353	000354	000355	000356	000357	
012200					000363				000367	
012220       000010       000011       000012       000013       000014       000015       000016       000017         012240       000020       000021       000022       000023       000024       000025       000026       000027         012260       000030       000031       000032       000033       000034       000035       000036       000037         012300       000040       000041       000042       000043       000044       000045       000046       000047         012340       000060       000061       000062       000063       000064       000065       000066       000067         012360       000070       000071       000072       000073       000074       000075       000076       000077         012400       000100       000101       000102       000103       000104       000105       000106       000107         012440       000120       000121       000122       000123       000124       000125       000126       000127         012460       000130       000131       000132       000133       000134       000135       000136       000137         012500       000160       000161	012160	000370	000371		000373	000374	000375	000376	000377	Т7
012240       000020       000021       000022       000023       000024       000025       000026       000027         012260       000030       000031       000032       000033       000034       000035       000036       000037         012300       000040       000041       000042       000043       000044       000045       000046       000047         012320       000050       000051       000052       000053       000054       000055       000056       000057         012340       000070       000071       000072       000073       000074       000075       000076       000077         012400       000100       000101       000102       000103       000104       000105       000106       000107         012440       000110       000121       000122       000123       000124       000125       000126       000127         012460       000130       000131       000132       000133       000134       000135       000136       000137         012500       000150       000151       000152       000153       000154       000155       000156       000157         012540       000160       000161	012200	000000	000001		000003	000004	000005	000006	000007	
012260       000030       000031       000032       000033       000034       000035       000036       000037         012300       000040       000041       000042       000043       000044       000045       000046       000047         012320       000050       000051       000052       000053       000054       000055       000056       000057         012340       000060       000061       000062       000063       000074       000075       000076       000077         012360       000100       000101       000102       000103       000104       000105       000106       000077         012400       000100       000111       000112       000113       000114       000115       000116       000117         012440       000120       000121       000122       000123       000124       000125       000126       000127         012460       000130       000131       000132       000133       000134       000135       000136       000137         012500       000150       000151       000152       000153       000154       000155       000156       000157         012540       000160       000161		000010	000011	000012	000013				000017	
012300       000040       000041       000042       000043       000044       000045       000046       000047         012320       000050       000051       000052       000053       000054       000055       000056       000057         012340       000060       000061       000062       000063       000074       000075       000076       000077         012360       000100       000101       000102       000103       000104       000105       000106       000107         012400       000110       000111       000112       000113       000114       000115       000116       000117         012440       000120       000121       000122       000123       000124       000125       000126       000127         012460       000130       000131       000132       000133       000134       000135       000136       000137         012500       000150       000151       000152       000153       000154       000155       000156       000157         012540       000160       000161       000162       000163       000164       000165       000166       000167	012240	000020	000021	000022	000023	000024	000025	000026	000027	
012320       000050       000051       000052       000053       000054       000055       000056       000057         012340       000060       000061       000062       000063       000064       000065       000066       000067         012360       000070       000071       000072       000073       000074       000075       000076       000077         012400       000100       000101       000102       000103       000104       000105       000106       000107         012420       000110       000111       000112       000113       000114       000115       000116       000117         012440       000120       000121       000122       000123       000124       000125       000126       000127         012460       000130       000131       000132       000133       000134       000135       000136       000137         012500       000150       000151       000152       000153       000154       000155       000156       000157         012540       000160       000161       000162       000163       000164       000165       000166       000167	012260	000030	000031	000032					000037	
012340       000060       000061       000062       000063       000064       000065       000066       000067         012360       000070       000071       000072       000073       000074       000075       000076       000077         012400       000100       000101       000102       000103       000104       000105       000106       000107         012420       000110       000111       000112       000113       000114       000115       000116       000117         012440       000120       000121       000122       000123       000124       000125       000126       000127         012460       000130       000131       000132       000133       000134       000135       000136       000147         012500       000150       000151       000152       000153       000154       000155       000156       000157         012540       000160       000161       000162       000163       000164       000165       000166       000167	012300		000041	000042	000043	000044	000045		000047	
012360       000070       000071       000072       000073       000074       000075       000076       000077         012400       000100       000101       000102       000103       000104       000105       000106       000107         012420       000110       000111       000112       000113       000114       000115       000116       000117         012440       000120       000121       000122       000123       000124       000125       000126       000127         012460       000130       000131       000132       000133       000134       000135       000136       000147         012500       000150       000151       000152       000153       000154       000155       000156       000157         012540       000160       000161       000162       000163       000164       000165       000166       000167		000050	000051	000052	000053		000055		000057	
012400       000100       000101       000102       000103       000104       000105       000106       000107         012420       000110       000111       000112       000113       000114       000115       000116       000117         012440       000120       000121       000122       000123       000124       000125       000126       000127         012460       000130       000131       000132       000133       000134       000135       000136       000137         012500       000140       000141       000142       000143       000144       000145       000146       000157         012540       000160       000161       000162       000163       000164       000165       000166       000167	012340	000060	000061	000062	000063	000064	000065	000066	000067	
012420       000110       000111       000112       000113       000114       000115       000116       000117         012440       000120       000121       000122       000123       000124       000125       000126       000127         012460       000130       000131       000132       000133       000134       000135       000136       000137         012500       000140       000141       000142       000143       000144       000145       000146       000147         012520       000150       000151       000152       000153       000154       000165       000166       000167	012360	000070	000071	000072	000073	000074	000075	000076	000077	
012440	012400	000100	000101	000102	000103	000104	000105	000106	000107	
012460 000130 000131 000132 000133 000134 000135 000136 000137 012500 000140 000141 000142 000143 000144 000145 000146 000147 012520 000150 000151 000152 000153 000154 000155 000156 000157 012540 000160 000161 000162 000163 000164 000165 000166 000167	012420	000110	000111	000112	000113	000114	000115	000116	000117	
012500 000140 000141 000142 000143 000144 000145 000146 000147 012520 000150 000151 000152 000153 000154 000155 000156 000157 012540 000160 000161 000162 000163 000164 000165 000166 000167	012440	000120	000121	000122	000123	000124	000125	000126	000127	
012520 000150 000151 000152 000153 000154 000155 000156 000157 012540 000160 000161 000162 000163 000164 000165 000166 000167	012460	000130	000131		000133	000134	000135	000136	000137	
012540 000160 000161 000162 000163 000164 000165 000166 000167	012500	000140	000141	000142	000143	000144	000145	000146	000147	
	012520	000150	000151	000152	000153	000154	000155	000156	000157	
012560 000170 000171 000172 000173 000174 000175 000176 000177			000161	10. 00 100 100 100 100 100 100 100 100 1	000163	000164		000166	000167	
	012560	000170	000171	000172	000173	000174	000175	000176	000177	

### MICROPROCESSOR INTERRUPT SERVICE ROUTINE

on of order	INT:	ADD	#2,@#CAMCSR		
Claude Coccoe					
*1,65% 10-115			HIM OHCANCED	INCPENENT CAP	UEDA STOIPE
010001 008769		015	#20, @#CAMCSE	INCREMENT (A	AST SIKILE
C10010 000020					
14011 160110			pape Cappon Lactor Ca		
016014 042787		BIC	#177741, @# CAMCSR		
cratte in the same					COURT TO
C18927 104110					
010021 012769		MOV	#-8., @# COUNT		
Shows arrest					
01002E 01014C				DELAY	
JIOSAN GUDAUT	LOOPA:	INC	@# COUUT	UELAY	
(1) -JE (1) 140					
016004 001775		BNE	LOOPA		
Clean. 15. 151		MOV	# 20044, @# M1SAR	CAMERA -> H1	
010040 020044			GAGA SACTION FASTING 19		
213242 104212					
14. (See . CD 787		MOV	#Ø, @#ITL	RESET INT TI	UE LIMIT
018046 000000					
2180-22 21. 442					
013062 000167		JHP	C# LOOPB		
01/5064 01/5/00				2000 40 0000	
( tot 100 L.V	LOOPC:	JMP	E# LOOPE		
010000 01844	oo waxo	00 h	1 000362 000363 00036		
TTERROR ATTO					
1 Siene	QUIT:	HOV	#-8., @#rount		
:100 17777"	00 6100	OU A	1000M 2110000 21,0000 E.		
1. 1. 1. 1. 2			50000 ESUCO SSOUVO 45	20000 U.SOUGO	
:1457	LOOPD:	INC	@#couNT	DELAY	
in the Helen					
Sucre Caler		BNE	LOOP		
015100 015757		MOV	C#CAHCSR, Q# FSMCSR		
213122 164112		00 #1	1 000102 000101 0001		
218104 164100				000110 00011	07250
01010t 0.4767		815	#60; @# FSMC SR	increment fs	M STRIPE
PIETTO 2000C0					
010112 104100					
21611 246 707		BIC	#177700,@#FSMCSA		
21-116 177722		103 6	1000 Ealton Calend I		
Class Read			21000 E21000 221080 T		
715177 01776		HOV	MA, HASAR		
Sk12/ 300 00					
111 1(400)					
013130 000101		BR	INTZ		

010142 012789	INT2: NOV	#Ø, @# M1 MC	MASTER CLEAR ME
ale 140 vacano			
01614t 164000			
313161 (1286)	NUV	#0, 6 # MZMC	MASTER CLEAR M2
0000000 set 105			
Stoke has		Colombia a Co	##100 #565E3
. The Stateste	MOV	#1, @# MLCSR	m1 pixel input, word outfut
\$1.105 050501			
1. (1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1			
Charles Clares	NOV	#2, @# M2CSR	M2 WORD INPUT, PIXEL OUTLUT
Tolle Docto			
117190 164002		ALANDA DI MINA	H1 → M2
The law of the same	HOV	#10026, @# MIDAR	MI - MZ
016174 010024			
Tar Tar		4.4.00.4446	
016100 012666	MOV	#Ø, @# M160	START HI
212277			
Carte Netal	MOV	# 100350, Q# H2 DAR	H2 → F5M
016201 012727	MOV	# 190 330, 64 11 - 511	
016210 100000			
77. 12 102000		# Ø, @# MZSAR	
010214 012737	Mov	# D, WA MZSAK	
0188 H 00.000			
016220 16-052		W. d	
010222 012787	HOV	#Ø, @# N260	START ML
010214 00000			
016226 164060 016260 012767	Hov	#10044 E#M15AR	CAMERA -> MI
Clare, 010064	nov	# 20044, 64 . 12-11.	
010204 164012			
010204 104012 010206 002707	BIS	#BITO, @# CAMCSR	START CAMPEA
10200 0027C1			
013242 164110			
013244 00000	RTI		Description Alegan
M 3 4 M A L 3 10			
			Court &-610
	THE COURT		

# WAIT FOR M2 WAITING

Company of the compan	leter	LOUPE:	FIDE	pe, esteam			
018250	000000						
016777	1						
310764	10.000		INC	e# rount			
Charac	310145						
. 161.0	1.1.7		BEG	LOOPEX	ABANDOL	WA IT	
Steet	Sou fuit		BIT	#BITIL @# HZCSR			
010264	004000			(Astro	T.1(41)		
21.55 6 6	14.47+7			(92)-, just a			
010270	201744		BEG	LOOPE			
Steer ca	2.1.1	LOOPEX:	JHP	e# QUIT			
1.10.10	018004						

### WAIT FOR M1 WAITING

013600 01276	LOOPB:	HOV	# Ø, E#COUNT		
013002 00000					
018504 01514					
010000 00525		INC	@# (OU UT		
013310 01314		100	CHILL		
010012 00100		BEQ	LOOPBX		ABANDON COAIT
013514 03873		BIT	# bitil, @# HICSR		ABARDOR SAIT
Cleek Care		011	401112,011	S VIN	
01884 0016402		BEW	LOOPB		
013322 00176		_	C# LOUPC		
01000 -3664		JMP	C# LOUPC		
0133ke 01305					
		ENTRY	POINT FROM OS		
			PC, @# M12MC		MASTER CLEAR MI & MI
013400 00475	' ENTRY:	ISR	rc, earliame		
013402 01350	0		u.d. 00501400		
018404 01273	7	MOV	#60, expsmcsr		
018406 00006	0				INITIALIZE CSR'S
013410 16410	0				
013412 01273	7	HOV	#20, C# CAMCSR		
013414 00002					
013416 16411					
210420 00041		BR	SIMINT		SIMULATE AN INTERRUPT
		ד אותיים ב	RUPT WAIT LOOP	318	
013422 10578	7 JWL:				AUDIA FOR THE AUANATEA
		TSTB	e#TKS		CHECK FOR TTY CHARACTER
213424 17756		BPL	IWLZ		NO CHARACTER
015426 10000					HASTER CLEAR MI BHZ
013430 00473		226	M, 0# M12HC		MASTER CLEAR MI EMZ
013432 01350					ALAN CHANACTEA
013454 10440		IN	FOR ME WALL		READ CHARACTER
01848E 00020		RTS			
018440 00822		INC	(Ac)+	N VOV	INC. INT. TIME LIMIT
010492 00000		+0	IWE		
013444 00136	L	BNE			
		STMIIT.AT	E AN INTERRUP	p 338	
				Tid	Hart man y 2 2 5 5
015446 00504	E SIMINT	CLR	-(SP)		PUSH STATUS WORD
012450 01274	C	NON	# IWL, -(SP)		PUSH RETURIN POINT
013452 01342	ż		3.900.0		
018484 00018	9	JMP	C#INT		ENTER INT SERV ROUTINE
010466 01600	00				

### .TITLE MAIN PROGRAM MODEL 1240 OPERATING SYSTEM

### ASSEMBLY PARAMETERS

### ;MNEMONIC=VALUE DESCRIPTION

164000 MBASE1=164000	SUPROC1 BASE ADDRESS
164040 MBASE2=164040	:UPROC2 PASE ADDRESS
164100 FSMCS=164100	FISM1 CONTROL . STATUS
164100 CAMCS=164100	CAMERA CONTROL . STATUS

CCCCCC --ASECT ;EMMON + 1/O TMAPS
CMAPS
CCCCCC --ASECT ;EMMON + 1/O TMAPS
CMAPS
CCCCCC --ASECT ;EMMON + 1/O TMAPS
CMAPS
CMAPS
CMAPS
CCCCCC --ASECT |

\*\*ASECT ;EMMON + 1/O TMAPS
CMAPS
CMAPS
CMAPS
CMAPS
CMAPS
CCCCCC --ASECT |

\*\*ASECT |

\*\*EMMON + 1/O TMAPS
CMAPS
CMAPS
CMAPS
CCCCCC --ASECT |

\*\*CASECT |

### ; ADDRESSES ASSIGNED TO MICROPROCESSOR

	MNEMONIC	ADDRESS	INPUT	OUTPUT
000000 1640	CC MD: MCLR:	MBASE1+CC	D REGISTER	MASTER CLEAR
000002 1640	CC2 MHALT:	MBASE1+C2	Attended the control	HALT
000004 1640	C4 MS:	MBASE1+C4	S REGISTER	
000006 1640	226	MBASE1+C6	;	
	10 MY:	MBASE1+10	: signaces:	DEST CONTROL
000012 1640	12 MX:	MBASE1+12	;	SOURCE CONTROL
000014 1640	14 MZ:	MBASE1+14	: 08-8	
000016 1640	16 MJ: MI:	MBASE1+16	OUTPUT FIFO	INPUT FIFO
000020 1640	22 MGO:	MBASE1+20	1 (A) (A)	GO/STEP
000022 1640	22 MP:	MBASE1+22	;UPROC STATUS	UPROC CONTROL
000024 1640	24	MBASE1+24	: 64m	
000026 1640	26 MB:	MBASE1+26	N-N	BREAKPOINT
000030 1640	30 MA:	MBASE1+30	:UINST ADDR	UINST ADDR
000032 1640	32 MI3:	MBASE1+32	:UINST 15-C	UINST 15-C
000034 1640	34 MI2:	MBASE1+34	;UINST 31-16	UINST 31-16
000036 1640	36 MI1:	MBASE1+36	; UINST 47-32	UINST 47-32
000040 0000	C6C'MYIA:	IM1	MY IMAGE	MY IMAGE
000042 0000	62 MXIA:	IM1+2	MX IMAGE	MX IMAGE
000044 0000	C64 MIIA:	IM1+4	MI IMAGE	MI IMAGE
00004€ 0000	66'MBIA:	IM1+6	MB IMAGE	MB IMAGE
000050 0000	7C'RFLAG:	IM1+10	RUN FLAG	RUN FLAG
000052 0000	72'RCNT:	IM1+12	RUN COUNT	RUN COUNT
000054 0000	74 POPT:	IM1+14	RUN OPTION	RUN OPTION
000056 0000	C76'LOPT:	IM1+16	:LIST OPTION	LIST OPTION
000060 0000	CCC IM1:	+0,0,0,0,0	.c.'F.'D	
000062 0000	000			
200064 0000			217	

222266 222222 COCCOTO COCCCO SE CASE ACOUNT MARKET MINE COCCOTO 000072 000000 000074 000106 000076 000104 000100 000000 IM2: +0,0,0,0,0,0,'F,'D 000102 000000 000104 000000 - HAN YEAR DISHAU - COMMITTEE OF THE COMMIT CCC1C6 CCCCCC 000112 000000 000114 000106 000116 000104

# : CHARACTERS

CCCCC7 BELL=7 CCCC15 CR=15 000012 LF=12 CCCCGC DELCH='X-1CC ;LINE DELETE CCCC2C MCLRCH='P-1CC ;MASTER CLEAR CCCCC7 GOCH='G-1CC ;GO

### GLOBALS

·GLOBL TYPE, READ, OCTAL, STRING, CRLF ·GLOBL MA •GLOBL TTYBEG.TTYEND.BRANCH •GLOBL RETUR••BUFFER•COLUMN •GLOBL UPPER•HTEST•

REGISTERS STATEMENT STATEM 000002 R2=%2 000003 R3=%3 000004 R4=%4 000005 R5=%5 000006 SP=%6 000007 PC=%7 000007 PC=%7 177560 TKS=177560

;BITS

000001 BIT0=1
000002 BIT1=2
000004 BIT2=4 000001 BIT1=2 000010 BIT3=10 000010 BIT3=10 000020 BIT4=20 000040 BIT5=40 CCC1CC BIT6=100 CCC2CC BIT7=2CC

CCC4CC BIT8=4CC
CC1CCC BIT9=1CCC
CC2CCC BIT10=2CCC
CC4CCC BIT11=4CCC
C1CCCC BIT12=1CCCC
C2CCCC BIT13=2CCCC
C4CCC BIT14=4CCCC
1CCCC BIT15=1CCCCC

# ; FLAGS, COUNTERS AND BUFFERS FOR BOTH ; MICHOPROCESSORS

CCC1≥C CCCCCC PTFLAG: +C CFTGFY 110 M 000122 000000 SAVCH: +0 000124 040 CBEG: •ASCII / / 000125 040 000126 040 000127 040 000130 / 040 000131 040 CCC132 CCC124 CEND: +CBMG 000134 000000 NBEG: +0,0,0,0,0 000136 000000 202142 202222 000142 000000 000144 000000 CCC146 CCC134'NEND: +NREG CCC15C CCC134'PNBEG: +NBEG

#### TRAPS

104420 RETURN=104420 104422 HTEST=104422

COCKED COROSA CERT, BANKER - (BOTH MICHOPROCESSORS

### MAIN PROGRAM MODEL 1240 OPERATING SYSTEM TAPE 2

## BEGINNING OF PROGRAM

000152 012706 BEGIN:	MOV	#1000.SP	
000156 012767'	MOV	#1.TKS	
000001			
177560 000164 000000'	STRING		TYPE OPENING MISSAGE
	· BYTE	CR	TIPE OPENING M. SSAGE
000166 015 000167 115	• ASCII		OPERATING SYSTEM/
000170 117	• NOUL I	MODEL 124	COPERATING SISIEMY
000171 104			
000172 105			
000172 105			
000174 040			
000175 061			
000170 001			
000176 062			
000177 064			
000200 060			
000201 040			
000202 117			
000203 120			
000204 105			
000205 122			
000206 101			
000207 124			
000210 111			
000211 116			
000212 107			
000213 040			
000214 123			
000215 131			
000216 123			
000217 124			
000220 105			
000221 115			
000222 015	• BYTE	CH+C	
000223 000			
000224	• EVEN		
000224 005037	CLR	@#MBASE1	MASTER CLEAR
164000			
000230 005037	CLR	@#MBASE2	: POTH MICROPROCESSORS
164040			
000234 012767'	MOV	#MEMTRP.4	SET MEMORY TRAP
004054			
000004			

### START NEW LINE

פאפחחו						
	105767'LINE:	TSTB	TKS			
	177560			LC CONTRACTOR		
000246	100411	RWI	SCAN CHAR RE	EADY		
000250	005777 TST	CHFLAG				
	177574					
000254	001406	BEQ	SCAN : NOT RUE	NNING		
000256	232777	BIT	#BIT9. GMP ; HAL!	red?		
	001000					
	177536					
000264	001766	BEO	LINE ;NO			
	005077	CLR	@RFLAG			
000200	177556		Cara			
	2000					
	SCAN I	INE				
000272	C12700'SCAN:	MUV	#NBEG · R			
	000134					
000276	010067	MOV	R. NEND			
	177644					
200002	CC5C2C SCAN2:	CLR	(R)+			
	020027*	CMP	R. #NBEG+1C.			
	000146					
000310	100774	BMI	SCAN2	CLEAR	NUMBER 1	UFFER
000312	C12767'	MOV	#CBEG.CEND	: CLEAR	COMMAND	BUFFER
	000124		W4405-11-3		0.20	Like
	177612					
200320	177612 C12767'	VOM	#DONOTH . CPOINT	; DEFAU	T COMMAN	D IS DO NO
000320		WOV	#DONOTH + CPOINT	; DEFAU	T COMMAN	D IS DO NO
00320	012767'	VOM	#DONOTH. CPOINT	; DEFAUI	T COMMAN	D IS DO NO
	012767° 004052	MOV	#DONOTH CPOINT	; DEFAU	T COMMAN	D IS DO NO
	012767° 004052 001610	HUISCO.	SEATTERN THO	; DEFAU	Personal Constant Constant	ASIOCT
	012767' 004052 001610 005067	HUISCO.	SEATTERN THO	; DEFAUI	200000 000000 000000 000000	ALROCK TO
	012767* 004052 001610 005067 177570	CLR	SAVCH		1,046.00 0,0	EXPOSE SERVICES
	012767* 004052 001610 005067 177570	CLR	SEATTERN THO		104600 104600 104600 104600 104600	SERVICE SERVICE SERVICE
000326	012767' 004052 001610 005067 177570	CLR (ARACTER	SAVCH AND BRANCH ACCORD		1,046.00 0,0	SERVICE SERVICE SERVICE
00326	C12767' C04052 C01610 C05067 177570 :GET CH	CLR	SAVCH		104600 104600 104600 104600 104600	SERVICE SERVICE SERVICE
000326	012767° 004052 001610 005067 177570 ;GET CH	CLR MAKACTER MOV	SAVCH  AND BRANCH ACCORD  SAVCH•R	DINGLY	DECEMBER OF A CONTROL OF A CONT	BARCO BARCO BARCO BARCO
00336	012767° 004052 001610 005067 177570 ;GET CH 016700 CHAR: 177564 001001	CLR MAKACTER MOV BNE	SAVCH  AND BRANCH ACCORD  SAVCH•R	DINGLY	DECEMBER OF A CONTROL OF A CONT	SERVICE SERVICE SERVICE
00336	012767' 004052 001610 005067 177570  GET CH 016700 CHAR: 177564 001001	CLR MAKACTER MOV BNE READ	SAVCH  AND BRANCH ACCORD  SAVCH • R  CHAR2	DINGLY	DECEMBER OF A CONTROL OF A CONT	BARCO BARCO BARCO BARCO
00332	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2:	CLR MAKACTER MOV BNE	SAVCH  AND BRANCH ACCORD  SAVCH•R	DINGLY	DECEMBER OF A CONTROL OF A CONT	BARCO BARCO BARCO BARCO
000326 000332 000336 000342	C12767' C04052 C01610 C05067 177570  *GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2: 177554	CLR MAKACTER MOV BNE READ CLR	SAVCH  AND BRANCH ACCORD  SAVCH•R  CHAR2  SAVCH	DINGLY	VED CHAR	IF NONZER
000326 000332 000336 000342	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2:	CLR MAKACTER MOV BNE READ CLR BRANCH	SAVCH  AND BRANCH ACCORD  SAVCH • R  CHAR2	DINGLY	VED CHAR	IF NONZER
000326 000332 000336 000340 000346	C12767' C04052 C01610 C05067 177570  :GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2: 177554 C00000' C40	CLR MAKACTER MOV BNE READ CLR	SAVCH  AND BRANCH ACCORD  SAVCH•R  CHAR2  SAVCH	DINGLY	VED CHAR	IF NONZER
000326 000332 000336 000340 000346	C12767' C04052 C01610 C05067 177570  :GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2: 177554 C00000' C40	CLR MAKACTER MOV BNE READ CLR BRANCH	SAVCH AND BRANCH ACCORD SAVCH • R CHAR2 SAVCH • SPACE • •	DINGLY	VED CHAR	IF NONZER
000326 000332 000336 000340 000346 000350	C12767' C04052 C01610 C05067 177570  :GET CH C16700 CHAR: 177564 C01001 C05067 CHAR2: 177554 C00000' C40 C35	CLR MAKACTER MOV BNE READ CLR BRANCH	SAVCH AND BRANCH ACCORD SAVCH • R CHAR2 SAVCH	DINGLY	VED CHAR	IF NONZER
00332 00332 00340 00342 00346 00350 00351 00352	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C05067 CHAR2: 177554 C00000' C40 C35 C15	CLR MARACTER MOV BNE READ CLR BRANCH - BYTE	SAVCH  AND BRANCH ACCORD  SAVCH-R  CHAR2  SAVCH  • SPACE-•	DINGLY	VED CHAR	IF NONZER
00332 00332 00336 00342 00346 00350 00351 00352	C12767' C04052 C01610 C05067 177570  :GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2: 177554 C00000' C40 C35 C15 C37	CLR MARACTER MOV BNE READ CLR BRANCH - BYTE	SAVCH  AND BRANCH ACCORD  SAVCH•R  CHAR2  SAVCH  •SPACE-•  CR•ELINE-•	DINGLY	VED CHAR	IF NONZER
000326 000332 000336 000342 000342 000351 000352 000353	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C00000' C40 C35 C15 C37 C30	CLR MARACTER MOV BNE READ CLR BRANCH - BYTE	SAVCH  AND BRANCH ACCORD  SAVCH-R  CHAR2  SAVCH  • SPACE-•	DINGLY	VED CHAR	IF NONZER
000332 000332 000336 000342 000351 000352 000353	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2: 177554 C00000' C40 C35 C15 C37 C30 C41	CLR MARACTER MOV BNE READ CLR BRANCH - BYTE - BYTE	SAVCH  AND BRANCH ACCORD  SAVCH.R  CHAR2  SAVCH  .SPACE  CR.ELINE  DELCH.DLINE	DINGLY	AVED CHAR	IF NONZER
000332 000332 000336 000342 000351 000352 000353 000354 000355	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2: 177554 C00000' C40 C35 C15 C37 C30 C41 C07	CLR MARACTER MOV BNE READ CLR BRANCH - BYTE	SAVCH  AND BRANCH ACCORD  SAVCH R  CHAR2  SAVCH  SPACE  CR.ELINE  DELCH.DLINE  GOCH.GO	DINGLY	ALEVYTE ALEVYT	IF NONZER
000332 000332 000336 000342 000351 000352 000353 000356 000356	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C00000' C40 C35 C15 C37 C30 C41 C07 C45	CLR MARACTER MOV BNE READ CLR BRANCH - byTE - byTE - byTE	SAVCH  AND BRANCH ACCORD  SAVCH-R  CHAR2  SAVCH  *SPACE-*  CR*ELINE-*  DELCH*DLINE-*  GOCH*GO-*	DINGLY	AVED CHAR	IF NONZER
000332 000332 0003342 000342 000351 000352 000353 000356 000356	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2: 177554 C00000' C40 C35 C15 C37 C30 C41 C07 C45 C20	CLR MARACTER MOV BNE READ CLR BRANCH - BYTE - BYTE	SAVCH  AND BRANCH ACCORD  SAVCH-R  CHAR2  SAVCH  .SPACE  CR.ELINE  DELCH.DLINE  GOCH.GO  MCLRCH.MASTER	DINGLY	ALEVATA ALEVAT	IF NONZER
000332 000332 000332 000342 000352 000353 000354 000355 000356 000356 000356	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C00000' C40 C35 C15 C37 C30 C41 C07 C45 C20 275	CLR MARACTER MOV BNE READ CLR BRANCH - byTE - byTE - byTE - byTE	SAVCH  AND BRANCH ACCORD  SAVCH.R  CHAR2  SAVCH  .SPACE  CR.ELINE  DELCH.DLINE  GOCH.GO  MCLRCH.MASTER	DINGLY	AVED CHAR	IF NONZER
000332 000332 0003342 000342 000351 000352 000353 000356 000356 000360 000361	C12767' C04052 C01610 C05067 177570  GET CH C16700 CHAR: 177564 C01001 C00000' C40 C35 C15 C37 C30 C41 C07 C45 C20 275 C73	CLR MARACTER MOV BNE READ CLR BRANCH - byTE - byTE - byTE	SAVCH  AND BRANCH ACCORD  SAVCH-R  CHAR2  SAVCH  .SPACE  CR.ELINE  DELCH.DLINE  GOCH.GO  MCLRCH.MASTER  ';,COMMEN	DINGLY	AVED CHAR	IF NONZER
000338 000338 000348 000348 000358 000358 000358 000356 000356 000368 000368 000368	C12767' C04052 C01610 C05067 177570  :GET CH C16700 CHAR: 177564 C01001 C00000' C05067 CHAR2: 177554 C00000' C40 C35 C15 C37 C30 C41 C07 C45 C20 275 C73 C03	CLR MARACTER MOV BNE READ CLR BRANCH - BYTE - BYTE - BYTE - BYTE - BYTE	SAVCH  AND BRANCH ACCORD  SAVCH.R  CHAR2  SAVCH  .SPACE  CR.ELINE  DELCH.DLINE  GOCH.GO  MCLRCH.MASTER  ':.COMMEN	DINGLY	AVED CHAR	IF NONZER
000326 000332 000336 000342	C12767' C04052 C01610 C05067 177570  ;GET CH C16700 CHAR: 177564 C01001 C00000' C40 C35 C15 C37 C30 C41 C07 C45 C20 275 C73 C03 C03 C03 C03 C03 C03 C03 C03 C03 C0	CLR MARACTER MOV BNE READ CLR BRANCH - byTE - byTE - byTE - byTE	SAVCH  AND BRANCH ACCORD  SAVCH-R  CHAR2  SAVCH  .SPACE  CR.ELINE  DELCH.DLINE  GOCH.GO  MCLRCH.MASTER  ';,COMMEN	DINGLY	AVED CHAR	IF NONZER

### SERVICE ROUTINES FOR ONE-CHANACTER ITEMS

	CCCCCC COMMEN:	TYFE			: COMME	NT EXTE		
		FRANCH						
000374		· BYTE	CH.ELINE-	RATIO .	*CAL-T	4C1 -17	PILL .	
000375			OR THE					
000010		NH TON	Lalich Did	1.1		Bething		
000377		. Ditt	DELICHADIA	14 7 -	• 1.1 . 10	Danker		
00361		7. V A/T	20 -00 -01	( m) r -	• (31		7.46	
		• 54 Th	14C1.00A.01	STr		ANY IS		
	255		1.1					
000402		•	• 1					
00040			a sinette					
00000	Orso	2.6	G J F P B W					
	compant	A v. * v.					P	• • •
	concoc's PACE:				• 251.11 1	STACE I	UT IGNOFE	1 1
000410	000100	<b>L</b> R	CHAN					
000:	**		DESTRUCTION OF THE PARTY OF THE	701				
000416	Olever malan:	P. O V	CEOIMA & SC	,	* 10 Min 19	r Blaz		
	001520				62.44.25	20000		
					100	( )	TEMLE	1, 11, 11, 11
cook 10	000000 1.511.51	Sal TRG	SVADS		; Dalkt	٠. ابا		
	130	• byTa	.X.C		; FOUG	Α		
-	000							
000422	104420	regular						
21.2	TARREST STIMENTS	1,2013	att block	YON				
000424	022767 00:	CMP	#BUFFER.C	OLUMN				
	000000							
	000000		ROTAR			vacaco		
		PHE	NUMBER :	II TON	BST CHA	R		
	104422	HTEST						
000436		MOV	@LOFT. E					
	177414							
000442	067700	ADD	CROP1 · h					
	177406							
000446	020027	CMP	K.#.D+.F					
	000212							
	001377	DNE	C <b>O</b> 2					
000454	C42777	PIC	#BIT5.EMI	THE REAL PROPERTY.	LIST	DISABLE	D. FREE M	ODE
	000040							
	177340							
000462	005277	INC	CHFLAG					
	177362							
000466	005077	CLH	@MGO					
	177326							
000472	cccccc'	STRING						
000474	107	- ASCII	/GO/					
000475	117		and the second			\$50		
000476	000	· BYTL	0					
	000500	· EVEN	HARCINE"					
222522	104420	RETURN						
			DO TREES LOW YOU			MAG		

000502	002777	602:	RIS	#BIT5.@MP	COTHER	CASE	S. USE S	TEP	
	000040								
	177312								
000510	020027		CMP	R.# 'D+ 'S					
	000227								
000514	001005		BNE	CU3 -					
000516	004767		JSk	PC.STEP	LIST	DISA	BLED. ST	EP MODE	E
	000120								
000522	005000		CLR	R					
000524	104402		TRAP	2 :TWIT	СН				
000526	104420		RETURN						
000530	020027	G03:	CMP	R. # "E+ "F					
	000213								
000534	001012		BNE	G04					
000536	004767		JSR	PC . LSTEP		LIST	ENABLED	. FREE	MODE
	000026						261	08000	
000542	232777		BIT	#BIT7.@MP		HALTI	ED?		
	000200						25		
	177252								
000550	001003		NOP			caY;			
000552	004567		JSR	R5. ABORT					
	003354						801		
222556	000764		BR	G03+6			101		
222562	104420	GOX:	RETURN						
000562	224767	G04:	JSR	PC.LSTEP		LIST	ENABLED	STEP	MODE
	000002			2 21			NOULD	ULLI	HODE
202566			RETURN						

000570	CCCCCC'LSTEP:	STRING				
000572	255	· BYTE	'-,0			
000573	000			2.113/EPN		
000574	0000001	OCTAL		900		
000576	000030*	+MA+4			caccac	
000600	000004					
000602	004767	JSR	PC. TMINS	T		
	002346					
000606	004767	JSR	PC.STEP		YEACCI	
	000030		010.0			
000612	2000001	OCTAL			200000	
000614	2000001	+MD,4				
000616	000004					
000620	012700	MOV	# W. h		* Paysso	
	000127	and the same			derobo	2010
200624	032777	BIT	#BIT1C+BI	T11.@MP	aismi	
	006000					
	177170					DESCRIPTION OF THE PARTY OF THE
000632	001401	PEG	•+4	4400	491000	257000
000634	000000'	TYPE				
000636	222222	CRLF				
000640	000207	RTS	PC			
000010	COULCT	HIS	ru			

000642	005077	STEP:	CLB	@MG()				
	177152							
000646	000240		NOP					
000650	005077		CLR	<b>EMHALT</b>				
	177126							
000654	000207		RTS	PC				
000656		MASTER:	CLH	CHCLI		:MAS'	EH CLEA	и
	177116							
000662	000000		STRING					
000664	115		• ASCII	/MASTER	CLEAR	/		
000665	101							
000666	123							
000667	124							
000670	105							
000671	122							
000672	040							
000673	103							
000674	114							
000675	105							
00067€	101							
000677	122							
000700	040							
000701	222		· BYTE	0				
	000702		• EVEN					
000702	000167		JMP	TMP				
	003064							
		SCAN F	OR NUMBI	ER				
				0.00				
		NUMBER:						
000706	020027		CMP	R.#*C				
300.30	222262							
	20000							00800

NUMT

Ehnun

R.#'8

#NBEG+12..NEND

BMI

CMP

BPL

CMP

BPL

JMP

000712 100457

000070

177216

003106

000714 020027

000720 100054

000722 022767'

000730 100002

000732 000167

COMMAN ;GO TO COMMAN(D) IF

COMMAN ; AN OCTAL DIGIT

CHARACTER IS NOT

;TOO MANY NUMBERS

000736	CC5CC3 NUMT:	CLR	R3	: k3 HOLDS NUMB	ER
000740	006303 NUM2:	ASL	R3		
000742	006303	ASL	R3		
000744	006303	ASL	R3	SMULTIPLY BY 8	
		ADD	R.R3		
000750	162703	SUB	#'C,R3	; AND ADD DIGIT	
	000060				
000754	000000*	TYPE		; ECHO DIGIT	
000756	CCCCCC'NUM3:	READ		GET NEXT DIGI	T
	'000000'	BRANCH			
000762	060	- BYTE	'C. NUM5		
000763	033				
000764	261	· BYTE	'1.NUM5		
000765	231				
000766	262	· BYTE	'2.NUM5		
000767	027				
000770	263	· BYTE	'3, NUM5		
000771	225				
000772	264	• BYTE	'4, NUM5		
000773	023				
000774	265	· BYTE	'5, NUM5		
000775	221				
000776	266	• BY TE	'6, NUM5		
000777	217				
001000	267	• BYTE	'7, NUM5		
001001	015				
001002	040	• BYTE	• NUM6-•		
001003	215				
001004	215	• BYTE	CR.NUM6		
001005	013				
001006	030	· BYTE	DELCH - NUM6		
001007	011				
001010	020	- BYTE	MCLRCH. NUM6-		
001011	007				
001012	073	· by TE	'; , NUM6- •		
001013	005				
001014	CCC	· BYTE	C. NUMERK-		675 1000 200400
001015	027				
			NUMO		
001016	000750 NUM5:	BR	NUM2		
001020	212377 NUM6:	MOY	R3-GNEND	SAVE NUMBER	
	177122				
001024	262767	ADD	#2.NEND		
	000002		97943		
	177114				

The same about the second of t

201232	110067	MOVB	H. SAVCH	SAVE CHARACTER
COTCOL		HOVE	RYDRYON	YONYD ONMINOLDI
	177064			
001036	012700	MOV	# # # • R	# MEANS NUMBER
	000043			
001042	000403	BR	COMMAN	
001044	CCCCCC NUMERR:	STRING		
001046	007	· BY TE	BELL.C	; HING BELL
001047	000			
001050	000742	BR	NUM3	AND KEEP SCANNING

### ; INSERT CHARACTER INTO COMMAND BUFFER

022767'COMMAN:	CMP	#CBEG+6.CEND		
000132				
177052				
100002	BPL	COM2		
000167	JMP	ERROR	TOO MANY	ITEMS
002756				
110077 COM2:	MOVB	R. @CEND		
177040				
005267	INC	CEND		
177034				
	000132 177052 100002 000167 002756 110077 COM2: 177040	177052 100002 BPL 000167 JMP 002756 110077 COM2: MOVB 177040 005267 INC	CCC132 177C52 10CCC2 BPL COM2 CCC167 JMP ERROR CCC7756 11CC77 COM2: MOVB R.@CEND 177C4C CC5267 INC CEND	CCC132 177C52 10CCC2 BPL COM2 CCC167 JMP ERROR ;TOO MANY : CCC756 11CC77 COM2: MOVB R.@CEND 177C4C CC5267 INC CEND

### ; LOOK UP IN COMMAND TABLE

00.000	0100031	MOV	#CTAB. R3	
001070	012703'	MOV	#CIAJ, RO	
	001204			
001102	012701'LOOK:	MOV	#CBEG . R1	; H1 POINTS TO COMMAND BUFFER
	000124			
001106	010302	MOV	R3.R2	RE POINTS TO CURRENT TABLE ENTRY
001110	105712	TSTB	(H2)	
001112	001422	BEQ	LOOK4	; END OF TABLE, NOT FOUND
221114	020167 L00K2:	CMP	R1.CEND	CHECK FOR END OF COMMAND
001111	177012			980 / 14-100
001120	100005	BPL	LOOK3	FND - MATCH FOUND
	122122	СМРВ	(R1)+,(R2)+	COMPARE CHARACTERS
	001773	BEQ	TOOK5	; IF ECUAL, KEEP LOOKING
	262723	ADD	#8••k3	
COLLEC	000010	1.00		
201139	000010	bk	LOOK	IL NOT, GO TO MEXT ENTHY
COTTOE	000100	DI	noon .	THE ROLL OF TO MAKE THEM
201134	C627C3 LOOK3:	ADD	#6•k3	
001101	000006	100	432 3940	
001140	011367	MOV	(R3) + CFOINT	CHANGE COMMAND POINTER
	000772			
001144	020027	CMP	K+#*#	
	000043			
001150	001401	BEQ	LOOKX	
001152	000000*	TYPE		; ECHO NON-NUMBER CHARACTER
001154	CCC167 LOOKX:	JMP	CHAR	GET NEXT CHARACTER
	177152			

001160	005367 176746	LOOK4:	DEC	CEND	REMOVE BAD CHAR	FROM BUFFER
001164			CMP	R,#*#		
	000043					
001170	001002		BNE	LOOK 5		
001172	000167		JMP	EHHOH	SEAD NUMBER IS HO	PELESS
	002646					
		LOOK5:				
001200	007		• BYTE	BELL.C	; RING BELL	
001201	000					050 - 040
001202	000764		BH	TOOK X	GET NEXT CHARACT	
			• EOT			
		:MAIN P		MODEL 124	C OPERATING SYSTEM	
		CTAB:	D TABLE			
		Living 8		ENTRY POINT	DESCRIPTION	
001204	124	• ASCII	/T	,	; TYPE MICROLOCATION +1	
001205	242					
001206	040					
001207	040					
001210	040					
001211	040		401 State (			
001212	002770			-+T		
001214		· ASCII	/TA	1	TYPE ADDRESS OF CURRENT	
001215	101		1			
001216	040					
001217	040					
001220	040					
001221	040					95T M49
	002662			A'T+		325 130
001224	124	· ASCII	/T#	/	TYPE UINSTR AT ADDRESS #	

2674' +TN 124 •ASCII /\*\*\*

124 · ASCII /T## / ;TYPE UINSTS AT LOCS # TO #

001241 040 001242 003046' +TNN 001244 124 •ASCII /TU / :TYPE UNIBUS LOCATION + 2

001251 040 001252 002156' +TU 124 - ASCII /TU# / 227 TYPE UNIBUS LOCATION #

001232 002674'

```
001255
       125
001256 043
001257
        040
001260 040
001261
        040
               +TUN
001262 002140'
                                TYPE UNIBUS LOCATIONS # TO #
        124 • ASCII /TU## /
001264
001265
        125
001266
        243
001267
        243
001270
        040
001271
        040
                        +TUNN
001272 0022021
        103 -ASCII /CU## /
                                 CHANGE UNIBUS LOCATION # TO #
001274
001275
        125
001276
        243
001277
        243
001300
        040
001301
        240
               +CUNN
001302 002272'
CC13C4 117 · ASCII /OSOP / OP SYS OVERSTORE PROFECT
001305
001306
        117
001307
        120
        040
001310
201311
        040
             +OSOF
001312 002340"
        117 ·ASCII /OSOPD / SOP SYS OVERSTORE PROTECT DISABLE
001314
001315
        123
       117
221316
001317
        120
001520
        104
001321
        040
001322 002332*
                         +OSOPD
         105 ·ASCII /EXI /
001324
001325
        130
001326
        111
001327
         040
001330
         040
001331
         242
001332 004044'
                         +ERROR
        1C5 · ASCII / EXIT / SEXIT FROM OPERATING SYSTEM
001334
001335
        130
001336
        111
001337
         124
001340
         040
001341
         242
CC1342 CC412C' +EXIT
CC1344 12C -ASCII /PT / ;END PAPER TAPE COMMANDS
001345
001346
         040
001347
         040
001350
         242
001351
         242
                +PTE
001352 004036"
         120 - ASCII /PTB / ; BEGIN PAPER TAPE COMMANDO
001354
              228
```

```
001355
       124
001356
       102
001357
         040
001360
         040
001361
       040
       CC4C26' +PTB
1CZ · ASCII /BD / ; BREAKPOINT DISABLE
001362 004026
001364
001365
       104
001366
         040
001367
         040
001370
         040
001371
         040
                      +BD
001372 002350"
         102 · ASCII /BE / ; BREAK POINT ENABLE
001374
001375
         105
001376
         040
001377
         040
001400
         040
001401
         040
CC14C2 CC2362' +BE
CC14C4 112 •ASCII /JZ / ;JUMP TO ZERO
001405
       132
001406
         040
221427
         040
001410
         040
001411
         040
       CC2374' +JZ
112 ·ASCII /JB / ;JUMP TO BREAKPOINT
001412 002374"
001414
001415
       102
001416
         040
001417
         040
001420
         040
001421
         040
       C24C6' +JB
114 •ASCII /L / :TYPE LISTING STATUS
001422 002406'
001424
001425
         242
221426
         242
001427
         242
001430
         040
001431
         242
                          +LSTAT
001432 002432'
         114 ·ASCII /LD / ;NO LISTING
001434
001435
         104
001436
         240
001437
         040
001440
         040
001441
         240
        242C' +LD
114 ·ASCII /LE / ;LIST ENABLE
001442 002420'
001444
221445
       105
001446
         240
221447
         240
001450
         242
001451
         240
CC1452 CC242C' +LE
CC1454 122 · ASCII /R / 229 : TYPE HUN STATUS
```

```
001455
         040
001456 040
221457
         040
001460
         242
001461
         040
                         +HSTAT
001462 002454'
         122 ·ASCII /HS / STEP MODE
001464
         123
001465
001466
         040
001467
         040
221472
         040
CC1474 122 ·ASCII /RF / ;FREE MODE CC1475 106 CC1476 CAC
001471
         040
001476
         040
001477
         040
001500
         040
001501
         242
CC15C2 CC2442* +h.# CC15C4 124 •ASCII /TI / STYPE IMPOT FIED
001505
       111
040
         111
001506
001507
         040
001510
         0-0
001514 005800' +TI
001514 124 • 85011 /TJ / • (YFE SUYPLT FIRS (FSP)
001515 118
001510 0-1
001017
       240
001520
         200
00.0021 040
001522 002472*
001524 124 •ASCH /TD / $475- D =-GISTN 001525 104
                                     IN ASOM AS
001616
         0-0
001527
          040
001550
          040
         040
001001
001656 003216' +ch
001656 126 •A5011 /75 /
001656 126
                                type is profision
221111
         240
221-27
          040
 001540
          340
001.541
          040
               +15
 001842 0082301
         124 • ASCII /TF / : TYPE MICHOFHOCESSON STATUS
 001544
 001040
          120
 001546
          040
 001547
          040
 001550
          240
 001551
          242
                    +T+
 001552 003242°
001554 124 •ASCII /TB / 17
230
                                  TYPE BREAKPOINT
```

```
001555
       102
001556
         040
JC1557
         040
001560
         040
001561
         240
001562 003252"
                            +Th
         103 · ASCII /CA# / CHANGE MICHOPROCESSOR ADDRESS
221564
001565
         101
001566
         243
001567
         040
001570
         040
001571
          242
001572 0033021
                      +CAN
         103 -ASCII /C#### / ; CHANGE MICHOINSTRUCTION
001574
001575
         243
001576
         243
001577
         243
001600
         243
001601
         040
         3332' +CNNNN
103 ·ASCII /CI# / ; CHANGE INPUT FIFO
001602 003332'
001604
001605
         111
001606
         243
001607
         040
001610
         040
001611
         040
         3472° +CIN
1C3 -ASCII /CP# / CHANGE MICROPROCESSOR CONTROL
001612 003472"
221614
001615
         120
221616
         043
221617
         040
001620
         040
001621
         240
001622 003520*
                            +CPN
         103 • ASCII /CB# /
                                 CHANGE BREAKPOINT
001624
001625
         102
001626
         243
001627
         040
001630
         040
001631
         040
001632 003536*
                           +CBN
; CHANGE SOURCE CONTROL
         103 • ASCII /CX# /
221634
001635
         130
001636
         243
001637
         040
001640
         040
221641
         040
001642 003556*
                            +CXN
         103 -ASCII /CY# / ; CHANGE DESTINATION CONTROL
001644
221645
         131
001646
         243
221647
         040
001650
         040
001651
         242
001652 003576"
                            +CYN
001654
         103 - ASCII /CM### /
                                    CHANGE CURRENT MICROINSTRUCTION
                                    231
```

```
001655
       115
001656 045
001657 043
001660
        243
221661
        040
001662 003616"
                         +CMNNN
        103 ·ASCII /CIMP / SINPUT MODE PIXEL
001664
001665
        111
001666
        115
        120
001667
001670
        040
001671
      242
001672 002526"
                        +CIMP
CC1674 1C3 · ASCII /CJMP / COUTPUT MODE PIXEL
001675 112
001676 115
001677
       120
001700
        040
001701
        040
                         +CJMP
001702 002534
        105 -ASCII /CIMW / SINPUT MODE WORD
001704
001705
        111
001706
       115
001707
        127
001710
        040
001711
        242
001712 002550"
                         +CIMb
CC1714 1C3 · ASCII /CJMW / SOUTPUT MODE WORD
001715 112
001716 115
001717 127
001720
        040
001721
        040
                        +CJMW
001722 002556"
       124 · ASCII /TM / ; TYPE CURRENT MICROINSTRUCTION
001724
001725 115
001726
        040
001727
        040
001730
        040
001731
        040
001732 0027361
                         +TM
CC1734 115 · ASCII /M / :TYPE MICROPROCESSOR NUMBER
001735
        040
001736 040
001737
        040
001740
        040
221741
        040
001742 003772"
                        +TMP
        115 · ASCII /M# / ; CHANGE MICROPROCESSOR
221744
221745
        243
001746
        040
001747
        040
001750
         040
221751
        040
001752 003672"
                         +CMP
        124 -ASCII /TX / STYPE SOURCE CONTROL
001754
```

```
001755 150
001756 040
001757
       040
001760
       040
001761
       040
001762 0032621
                      +TX
CC1764 124 • ASCII /TY / TYPE DESTINATION CONTROL
001765 131
001766 040
001767 040
001770
       040
       040
001772 003272"
001774 124 ·ASCII /TIM /
                           TYPE INPUT FIFO MODE
001775 111
001776 115
001777
       040
002000
       040
002001
       040
CC2CC2 CC2572° +TIM
CC2CC4 124 •ASCII /TJM / :TYPE OUTPUT FIFO MODE
002005 112
002006 115
002007 040
002010 040
002011
       242
                      +TJM
002012 002600"
CC2C14 11C .ASCII /HALT / ;HALT MICROPROCESSOR
002015
       101
002016
       114
002017
       124
002020
       040
002021
       040
            +HALT
002022 002464'
CC2C24 13C ·ASCII /XQT## / ;INVALID
002025 121
002026 124
002027
       243
002030
       043
002031 040
               +ERROR
002032 004044'
CC2C34 13C · ASCII /XQT###/ ; EXECUTE MICROINSTRUCTION
002035 121
002036 124
002037
       043
002040
       243
002041
       243
CC2C42 CC2626' +XQTNNN
       114 · ASCII /LM / ; INVALID
002044
      115
222245
002046 040
002047
       240
002050
       240
222251
       040
                      +ERROR
002052 004044
CC2C54 114 ·ASCII /LMP# / :LOAD MICROPROGRAM FROM PTAPE
```

```
302055
      115
002056
      120
002057
       243
       242
002060
     240
002061
CC2C62 CC4C14' +LMPN
CC2C64 1C4 •ASCII /DUMP / ; DUMP UPROC
CC2C65 125
002066
     115
002067 120
002070
       040
002071
       040
002072 004444*
                    +DUMP
CC2C74 114 ·ASCII /LOT / ;LOAD CUANTIZER
002076 124
002077 040
002100 040
202101 240
002102 004250' +LGT
CC21C4 123 · ASCII /SNAP / SNAP A PICTURE
002105 11€
002106 101
      120
002107
       040
002110
002111
       040
002112 004206'
                    +SNAP
CC2114 112 ·ASCII /JSR / ;INVALID
     123
002115
002116 122
      120
002117
002120 103
002121 040
           +LPROP
002122 004044
002124 112 • ASCII /JSR###/ :JSR PC+#
      123
002125
002126
      122
      120
002127
      100
002130
302131
      243
             +JSRPC
002132 004434
002134 000000 +0
CC2136 CC4C52 CPOINT: +DONOTH
               · EOT
          MAIN PROGRAM MODEL 1240 OPERATING SYSTEM
          TAPE 4
         SERVICE ROUTINES FOR UNIFUS COMMANDS
CC214C C16737 TUN: MOV NBEG. 6(PC)+
    175770
CC2144 CC2162 PUHOLD: +UHOLD
002146 000000' OCTAL NBEG.6
```

CC2152 CCCCC6 THE MATERIAL MATERIAL CARDIS

002154	104420	RETURN				
002156	062727 Tu:	ADI	#2.(FC)+			
000160	ccccc unold:	+0				
	000000°	OCTAL				
	002144	PUHOLD.	6			
	000006	PUROLD	·			
	CCCCCC OCTAL					
		mucin c				
	002162'	UHOLD,€				
	000006	. To be at				
002200	104420	KETUHN				
	CCCCCC TUNN:	CRLE				
002204	0000001	OCTAL				
002206	000150	PNBEG.6				
002210	000006					
002212	0000001	STRING				
002214		· ASCII	11			
002215						
002216		· BYTE	0			
COLLIO	002220	• EVEN	•			
000000	012703	MOV	#7.R3			
UUZZZZ	000007	110 \$	#1110			
	000007					
002224	CCCCCC'TUNN2:	OCTAL				
002226	000134'	NBEG.6				
002230	000006					
002232	216767	MOV	NBEG. DHOLD			
	175676					
	177722					
002240	262767	ADD	#2.NBEG			
	000002					
	175666					
222246	226767	CMP	NBEG , NBEG+2			
0022.10	175662	OMF	NDEGTIDEGTZ			
	175662					
000064	101005	DICT	GUNNY			
		BHI	TUNNX			
	005303	DEC	R3			
	100361	BPL	TUNN2		e min	
002262	004567	JSR	R5. ABORT			
	001644					
	000745	BH	TUNN			
002270	104420 TUNNX:	RETURN				
002272	005767 CUNN:	TST	OSOPF	CHECK WHE	THER OVE	RSTORE
	222246				X6 1130	
202276	001404	BEO	CUNN2	PROTECT I	S IN EFF	ECT
The second	226727'	CMP	NBEG. #UPPER	OPPER LIM		
002000	175630	O. I.	IIDDOF#OITEN	TOTTER DIR	11 01 05	
	000000					
202306	103407	BLO	CUNNE	POPAR TTP	N MEMORA	TPAT
	216777 CUNN2:	MOV		TREAT LIK		THAP
002010		MOT	NBEG+2. @NBEG	MAKE THE	CHANGE	
	175622 175616					
000316	016767	MUV	NBEG . UHOLD			
002010		MOT	MDEG , UNOLD			
	175612					
	177636					

002324 104420 RETURN CC2326 CCC167 CUNNE: JMP MEMTRP 001522 CC2332 CC5C67 OSOPD: CLR OSOPF 20000€ 002336 104420 RETURN 002340 012727 USOP: MOV #1, (PC)+ 000001 002344 000001 OSOP1: +1 002346 104420 **HETURN** BREAKPOINT ENABLE/DISABLE CC2353 1C4422 BD: HTEST 002352 042777 BIC #BIT3.CMP 000010 175442 002360 104420 RETURN 002362 104422 BE: HTEST 002364 052777 BIS #BIT3, @MP 000010 175430 002372 104420 RETURN JUMP OPTIONS CC2374 1C4422 JZ: HTEST 002376 042777 BIC #BIT4.@MP 222222 175416 002404 104420 RETURN 002406 104422 JB: HTEST 002410 052777 BIS #BIT4.@MP 000020 175404 HETURN 002416 104420 LIST OPTIONS CC242C 1C4422 LE: LD: HIEST 002422 116777 MOVB CREC+1, @LOPT 175477 175426 002430 104420 PETURN CC2432 C177CC LSTAT: MOV @LOPT.R 175420 202436 2020001 TYPE 002440 104420 RETURN CUMBR - ARREST RUN OPTIONS

CC2442 1C4422 RS:RF: HTEST
CC2444 116777 MOVE CHEC+1, PROPT
175455

175402

002452	104420	RETURN	
002454	C177CC RSTAT	: MOV	@ROPT . R
	175374		
002460	000000'	TYPE	
002462	104420	RETURN	
002464	010077 HALT:	VOM	R.@MHALT
	175312		
002470	104420	RETURN	
002472	C32777 TJ:	BIT	#BIT14.CMP
	040000		
	175322		
002500	001406	BEQ	TJ1
002502	000000	STRING	
002504	24%	· ASCII	/ EMPTY/
002505	105		
002506	115		
002507	120		
002510	124		
002511	131		
002512	000	· BYTE	0
	002514	• EVEN	
002514	104420	RETURN	
002516	000000 TJ1:	OCTAL	
002520	000016"	MJ • 6	
002522	000006		
002524	104420	RETURN	

### INPUT AND OUTPUT FIFO MODES

002526		CIMP:	MOV	#BITC. H2
	000001			
002532	000402		PH	CJMP2
002534	012702	CJMP:	MOV	#BIT1.R2
	000002			
002540	104422	CJMP2:	HTEST	
002542	050277		BIS	R2.@MP
	175254			
002546	104420		RETURN	
002550	012702	CIMW:	MOV	#BITC, R2
	000001			
002554	000402		BR	C1MM5
002556	012702	CJMW:	MOV	#BIT1.R2
	000002			
002562	104422	CJMW2:	HTEST	
002564	040277		BIC	R2.@MP
	175232			
002570	104420		RETURN	
002572	012702	TIM:	MOV	#BITC. R2
	000001			
002576	000402		BR	TJM2
002600	012702	TJM:	MOV	#BIT1.R2
	000002			
002604	012700	TJM2:	MOV	# * W . R
	000127			
002610	030277		BIT	R2.@MP
	175206			

002614	001402	BEQ	TJM3
002616	012700	VCM	# * P • R
	000120		
002622	000000'TJM3:	TYPE	
002624	104420	RETURN	
002626	104422 XOTNNN:	HTEST	
002630	012700"	MOV	#NBEG. hC
	000104		
002634	012701'	VOM	#XQT2.R1
	002602		
302640	012021	NOV	(EC)+,(E1)+
002642	012021	110 V	(EC)+,(E1)+
002644	011011	HOV	(EC) + (E1)
002646	004567	JSk	RS. XMI
	002054		
002652	CCCCCC XOTZ:	+0,0,0	
002654	000000		
002656	000000		
002660	104420	RETURN	

#### TYPE MICROADDRESS AND MICROIMSTRUCTION

002662	104422 TA:	HTEST	
002664	0000001	OCTAL	
002666	0000301	MA.4	
002670	000004		
002672	104420	RETURN	
002674	C16737 TN:	MOV	NBEG + C(PC)+
	175234		
002700	CC2776' PMHOLD:	+MHOLD	
002702	104422	HTEST	
002704	217746	MOV	CMA,-(SP)
	175120		
002710	216777	MUV	NBEG . CMA
	175220		
	175112		
002716	004767	JSh	PC. TMINST
	000232		
002722	012677	VOM	(SP)+, GMA
	175102		
002726	042777	RIC	#176000 OMA
	176000		
	175074		
	104420	RETURN	
002736		RTEST	
	000000	OCTAL	
002742	000030	AA+4	
002744	000004		
002746	217767	HUV	GMA MHOLD
	175056		
	2200055		
002704	0	bic	#176000 MHOLD
	176000		
	000014		

SMINSE STR. TYSES SACCE

00:10:	OO TECT		Tall cont Time.		
00000	2 004767	Jen.	, PC+17 Time		
	000166				
202760	104420	RETURN			
00277	0 104422 7:	HTEST			
00277	2 002727	ADD	#1. ( PG) ÷		
	000001				
277	6 000000 in 14 *	+0			
	000000	OCTAL			
	2 0027001	· Abhir			
	4 000004				301020
30000	U 017746		GMA,-(SF)		
	175016				
005013	C10777	NOV	Milling Clar		
	177760				
	175010				
00502	0 042777	316	#176000,14CA		
	176000				
	176002				
20,40%	004767	JSE	H. TETNEY		
00.01	000122				
00.0		+ 01	11 21		
00.700	2 012677		(SP)÷•€#A		
00000	174772				
00000	6 042777	BIC	#176000•CKA		
	176000				
	174764				
00304	1 104420	RETURN		MASTER!	
00304	6 104422 TNN:	HTEST			
00000	0 017746	VOM	GMA,-(SP)		
	174754				
20300	± 016777	HOV	NEEU+CMA		
	175054				
	174746				2000
20,000	2 000000'TNN2)	CRLF			
			all Olla		
00000	4 032777	BIT	#7.CMA		
	000007				10 ACC
	174736				
	2 001001	BNE	TNN3		
	4 000000'	CHTL			
	6 000000 TNN3:	OCTAL			
	0 000030'	MA+4			
00310	2 000004				
00310	4 017767	MOA	CMA, MHOLD		
	174720				
	177664				
00311	2 004767	JSK	PC.TMINST		
	000036				
20311	6 027767	CMP	CANA NABEG+2		
00011	174706		CHARLES		
	175012				
10419		b nr	MNIV		
	4 100005	BPL	TNNX		
00312	6 005277	INC	FOM A		
	174675				
00313	2 004567	JSR	k5. ABORT		
	000774				
22313	5 000751	BH	TNN2		
22314	C C12677 TNNX:	MOV	(SP)+,@MA		
	174664		220		
			239		

```
003144 042777
                      BIC
                              #176000,@MA
       176000
       174656
                      RETURN
003152 104420
                                     TYPE CURRENT MICHOINSTRUCTION
003154 000000 THINST: OCTAL
203156 202036
                      MI1.6
223162 222226
200105 200000.
                      OCTAL
203164 202034
                      M12.6
003166 000006
                      OCTAL
203172 2020001
003172 0000321
                      MI3.6
003174 000006
003176 000207
                      RTS
                               PC
                      TYPE VARIOUS MICROPROCESSOR REGISTERS
003200 000000'TI:
                      OCTAL
003202 000044
                      MIIA.4
203224 202024
003206 000000 TAST:
                      STRING
                      ·ASCII / */
003210
          040
003211
          252
          222
                      · byTE
                               0
003212
       000214
                       · EVEN
003214 104420
                      RETURN
003216 104422 TD:
                      TCATH
203222 2020000
                      OCTAL
                      MD.4
003222 0000001
003224 000004
                      RETURN
003226 104420
                      HTEST
003230 104422 TS:
                      OCTAL
003232 0000001
003234 000004'
                      MS.4
003236 000004
003240 104420
                      RETURN
003242 000000'TP:
                      OCTAL
003244 000022"
                      MP.6
003246 000006
                       RETURN
003250 104420
003252 000000'TB:
                      OCTAL
223254 222246'
                      MBIA.4
003256 000004
003260 000752
                               TAST
                      BR
003262 000000'TX:
                      OCTAL
003264 000042'
                      MXIA.6
000266 000006
003270 000746
                       BR
003272 000000'TY:
                      OCTAL
003274 000040"
                       MYIA.6
003276 00000L
003300 000742
                               TAST
                      BR
```

003302	104422 CAN:	HTEST	
	216777		NBEG . CMA
	174624		
	174516		
003312	217746	MOV	@MA(SP)
	174512		
203316	242716	BIC	#176000,(SP)
000010	176000		**1.00007.017
223322	226726	CMP	NBEG, (SP)+
OUCULL	174626	OHI	NDEG TO STATE
003396	001045	BNE	CERR
	104420	RETURN	CEAR
00000	101120	RETORN	
223332	104422 CNNNN:	HTEST	
	217746	MOV	@MA,-(SP)
000001	174470	MOT	CHAY (SI)
203342	012700'	MOV	#NBEG•R
CCCCTC	000134	MOT	n voad n
204344	011067	MOV	(R) • MHOLD
220044	177426	MOV	(H) MHOLD
202352	011077	MON	IDA GNA
		MOV	(R) • @MA
007764	174454	MON	CHA LOTA
000004	217746	MOV	@MA,-(SP)
003460	174450	20.7.0	*** DC 000 - 1 = D
00000	042716	BIC	#176000, (SP)
0073774	176000	own	
	022026	CMP	(R)+,(SP)+
	001025	BNE	CERR
003370	011077	MOA	(R),@MI1
	174442		
003374	022077	CMP	(R)+,@MI1
	174436		
	001020	BNE	CERR
003402	011077	MOA	(R),@MI2
	174426		
003406	022077	CMP	(R)+,@MI2
	174422		
	001013	BNE	CERR
003414	011077	MOA	(R),@MI3
	174412		
003420	022077	CMP	(R)+,@MI3
007404	174406	****	
	001006		CERR
003426	011677	MOA	(SP) OMA
001100	174576		
003432		CMP	(SP)++@MA
	174572	7	
	001001	NOP	
	104420	RETURN	
	CCCCCC, CERE:	STRING	
003444		· ASCII	PERROR IN READ BACK
003445			
003446			
003447			
003450	122		
003451	040		
			241

EMBASING FOR

003452	111			
003453	116			
003454				
003455	122			
003456	105			
003457	101			
003460	104			
223461				
003462				
223463				
223464	-			
003465				
223466			· BY TE	BELL.C
003467				
	003470		• EVEN	
003470			RETURN	
0001.0				
205472	216777	CIN:	MOV	NBEG . @MIIA
	174436			
	174344			
223522	217777		VOM	@MIIA,@MI
	174340			
	174310			
003506	000000		STRING	
on a company of the	040			/ PUSH/
003511				
003512				
003513				
003514				
	000		· BYTE	0
000010	003516		• EVEN	
223516	104420		RETURN	
	216777	CPN:		NBEG, CMP
000020	174410		,,,,,	
	174274			
223526	217777		MOV	@MP,@MP
000020	174270			C. I. F. C. I.
	174266			
003534	104420		PETURN	
	104422	CHN:	HTEST	
	016777	02	MOV	NBEG . EMBIA
000010	174370			
	174300			
223546	217777		MOV	ampla.ems
000010	174274			
	174252			
103554	104420		RETURN	
	104422	CYN:	HTEST	
	216777	J	MOV	NBEG, CMXIA
00000	174350			
	174254			
223566	217777		MOV	GMXIA.GMX
000000	174250			- Allie Colk
	174216			
223574	104420		RETURN	
	104422	CYN:	HTEST	
000010	LUZTER	21		

003600	016777	VOM	NBEG. CMYIA				
	174330						
	174232						
003606	217777	VOM	CAYIA. CMY				
	174226						
	174174						
223014	104420	KETURN					
003616	104422 CMNNN:	HTEST					
003620		MOV	CMA.MHOLD				
	174204						
	177150						
003606	012700'	MOV	#NBEG • R				
CCCCEC	000134	7101	WINDLOVI				
003630	011077	MOV	(D) 63/11				
00002	2000	MOA	(R),@MI1				
000000	174200	/144.T.	ITAL CHTA				
003636	022077	CMP	(E)+,@MI1				
	174174						
	001277	BNE	CERR				
003644	011077	V OM	(R), OMI2				
	174164						
003650	022077	CMP	(R)+,@MI2				
	174160						
003654		BNE	CEPR				
003656	011077	MUV	(H), MI3				
	174150						
003662	022077	Cint	(K)+, CMI3				
	174144						
003666	001265	BNE	CERR				
003670	104420	RETURN					
		MICHOP	HOCESSOR SELECTIO	N			
003672	116700 CMP:	MOVB	NBEG . R				
	174236						
223676	005300	DEC	R				
	246700"		*177776, R				
	177776						
20:5724	006300	ASL	R				
	016001'	MOV	CMPTAB(F).R1				
000.00	003762		O'.IIID'III				
003712	005702	TST	(H1) CHECK TO	CEP IN MD SVICT			
	012702'	MOV	#MD•R2	OBB II MI EXICI			
000114	000000	MO	WHIDTRE				
00%350	C1C122 CMFL:	MOV	k1,(R2)+				
003722			#2,R1				
000122		ADD	#2, KI				
000000	000002		35 aut.				
003726	020227	CMP	H2.#MI1+2			24	
	000040						
	100772	BMI	CMPL		198790.9		
003734	016001'	MOV	CMPTAB+4(R)+H1				
	003766	Na Francisco de la Constantina del Constantina de la Constantina d					
003740	012702	MOV	#MYIA.R2				
	000040						
003744	C1C122 CMPL2:	MOV	k1.(R2)+				
003746	062701	ADD	#2.H1				
	000005			243			
				517			

COOTOR	000060	OHI	Ne, "Boll'e	
223756	100772	ВМІ	CMPL2	
***		KETURN	OH! BE	
	164000 CMPTAB:			
	164040	+MBASE2		
		+IM1		
		+IM2		
000110	000100	TIME		
00377	012700 TMP:	MOV	#*1.R	
500112	000061	no i	" 1·"	
00:4776	026727	CMP	MD.#MBASE1	
200110	173776	CMT	MDV WADADEL	
	164000			
204204	001401	BEQ	TMP2	
		-	R	
	Control of the Contro	TYPE	•	
		RETURN		
504012	1.442.	RETURN		
		COMMANI	DS THAT CONTROL MICROPI	ROCESSOR
		·GLOBL	LOAD	1983
004014	C167C5 LMPN:	VOM	NBEG . R5	
	174114			
004020	224767'	JSR	PC . LOAD	
	000000			
004024	104420	RETURN		
		: INTERN	AL OPERATING SYSTEM CO	MMANDS
				4,033
004026	C12767 PTB:	MOV	#1.PTFLAG	
	000001			
	174064			
004034	104420	RETURN		
	CC5C67 PTE:	CLR	PTFLAG	
	174056			
004042	104420	RETURN		
004044	CCCCCC ERROR:	STRING		
004046	777	· BYTE	'?.BELL.C	
004047				
004050				
	004052	· EVEN		

CC4C52 1C442C DONOTH: RETURN

CC4C54 CCCCCC'MEMTRP: STRING

CMP

R2.#LOPT+2

003752 020227'

·ASCII / BAD ADDRESS/

004065	104		
004066	122		
004067	105		
004070	123		
004071	123		
004072	007	· BYTE	BELL.C
004073	000		
	004074	• EVEN	
004074	012706 RETUR .:	MOV	#1000.SP
	001000		
004100	222767'	CMP	#BUFFER . COLUMN
	000000		
	000000		
004106	001401	BEO	RET2
004110	0000001	CRLF	
004112	C127C5'RET2:	JMP	LINE
	000242		
004116	000205		
004120	CCCCCC'EXIT:	CRLF	
004122	005067'	CLR	77476
	277476		
004126	000167'	JMP	77476
	277476		

• EOT

# MAIN PROGRAM 1240 OPERATING SYSTEM TAPE 5

004132	105757	Abun't:	TSTB	W#TAS		
	177560					
004136	100004		BPL	AB2	; NO CI	HAR
004140	005767		TST	PTFLAC	;	
	173754					
224144	001001		BNE	AB2	; RE.	ADING PTAPE
224146	005725		TST	(R5)+	; ERRO	R RETURN
004150	000205	AB2:	RTS	R5		
004152	005767	HTEST .:	TST	@HELAG		
	173672			<b></b>		
004156	001005		BNE	HTZ	HUNI	NING
204160	232777		BIT	#BI T9	100000000000000000000000000000000000000	
	001000					
	173634					
224166	001401		BEQ	HT2	NOT	HALTED
004170	000205		RTS	R5	NOT	RUNNING
004172		HT2:	STRING	and the same of		
004174	122		· ASCII	/RUNNI	NG/	
004175	125					
224176	116					
004177	116					
004200	111					
004201	116					
004202	107					
004202	000		· BYTE	0		
COTEGO	000		BILE	•		Ohe

	004204		· EVEN					
004204	104420		KETUHN					
204206	012700	SNAP:	MOV	#FSMCS.R				
001200	164100							
004212			CLR	(R)				
001212			CLR	10(R)				
00121	000010							
004220			MOV	#61.(R)				
COILLO	000061							
004224	The second second		MUV	#1,10(k)				
001021	000001							
	000001							
004232			NOP					
001202			NOP					
	000240		NOP					
	032710	CNAD2.	BIT	#BITC, (R)				
CUILIC	000001	DALLE.	2.1					
224244	001375		BNE	SNAP2				
	104420		neTurn	DIATE			•	
J.4240	104420		REIONN					
		*10AD (	MAZIZER					
		, LOAD C	UNNIIZEN					
004050	104422	TOP.	HTEST					
	012701	rat:	MOV	#QIMAGE, R1	• OHANO	TABLE IMAGE	IN CODE	
J.4252	010000		MOV	"QIMAGE, KI	, CUANT	INDLE IMAGE .	IN CORE	•
004066			CID	OCUI	• CD AND	SELECT		
004256	005067		CLR	QSEL	, QUANT	SELECT		
	000050		MAN	#CDATH NO	. OUANT	TATI AM DIMENTO		
004262	012702		MOV	#QPARM, R2	QUANT	PARAMETERS		
004000	004354	1.000.	MAN	(DOLL D7	• ADDDE	C THOUSAND		
	012203	LUTZ:	MOV	(R2)+,R3 (R2)+,R4	: ENTRY	S INCREMENT		
004270	012204		MOA	(HZ)+, H4	• ENTRY	COUNT		
004000	010006		MOV	(R2)+,R5	· THIRT	ALIZE ADDRESS		
	012205	I OPZ.	MOV	R5.RC	,1M1111	ALIZE ADDRESS		
	010500	rois:	JSR	PC.DLOAD	: ADDRES	i.		
554210			45n	PC,DTOVD	, ADDRE.	00->0		
004700	000400		JSk	k5.XMI				
0.4502	224567		JON					
004706	000420		+0,716,		;D+C->1			
	000000		+5,710,	•	, 17.5-2			
	000716							
	000000		1407	(R1)+,k0				
	012100		MOV					
004316	004767		JSR	PC.DLOAD	; ENTRY-	->0		
	000360		100	DE VIITA				
004322	0045€7		JSR	R5.XMI2				
	000400				• 11 • • • • •	Maratio		
	000000		+0,12		; D->QU	ANTIZER		
	000012	00117						
224332	000000	OPET:	+0					

```
ADD
                          R3. R5 : NEXT ADDRESS
004334 060305
                 DEC
                          R4
                                       ; ENTRIES EXHAUSTED?
004336 005304
                          LCTS ;NO
                  BME
004340 001355
                          #10000. OSEL ; NEXT TAPLE
                 ADD
004342 062767
      010000
      Lillow
                  BPL LOT2
                                       : KEPEAT
004350 100346
                  RETURN
004352 104420
                   ; DA, CNT, A TABLE GROUP
004354 000002 OFANK: +ELL1.100. BITE; 0 3
204556 200100
004360 000100
                  +b[71,100,-b]]6 ; 1
004062 000002
004564 000100
2045EL 200100
                  ++1172 +100+157 : 2
004570 000004
004372 000100
00-576- 0007-00
001000 0000004
                   45 152, 100, HITCH
004401 10 100
004401 170400
00/404 000010
                   +BI13,100- 100
006406 000100
004410 000400
                   +F/10-100-11:8 : 5 ... 1
000010 C00010
0024-14 000100
004416 000400
                                       004470 000010
                  +34100,100,-100; 0
004422 000100
004474 000400
                                        4
004426 000020
                   4-19094009-10-11 : 7
00-00 000400
004447 004000
      010000 (-E-non=10000
0046.44 012705"JSRPC: MUV
                         #NEC.Po
      000134
                  JSh PC+ (F5)+
004440 004735
                  is no Public N
004442 104420
                     TARRESS TOTALE VOICES STRAIGHT VOICES SCHAOL
```

# DUMP REGISTERS AND SCRATCH MEMORY

224444	104422 DUMP:	HTEST		
004446	217746	MOV	CMD,-(SP)	
	173326			
004452	217746	HOV	(MS,-(SP)	
	173326			
004456	000000	OCTAL		
004460	000030	+MA.4		
004462	000004			
004464	000000	OCTAL		
004466	000000	+MD,4		
004470	000004			
224472	0000001	OCTAL.		
004474	000004'	+MS.4		
004476	000004			
004500	004567	JSR	R5. XMI	
	000222			
004504	000000	+0.211.	0 ;0+4->5	
004506	000211			
004510	000000			
004512	000000	OCTAL		
004514	000004	+MS+4		
004516	000004			
004520	0000001	CRLF		
004522	005067	CLR	DUM P3	
	000004			
004526	CC4567 DUMP2:	JSR	R5.XMI	
	000174			
004532	CCCCCC DUMP3:	+0,311,	C ; C+RC(B)->	S
004534	000311			
004536	000000			
004540	0000001	OCTAL		
004542	000004'	+MS+4		
004544	000004			
224546	005267	INC	DUMP3	
	177760			
004552	232767	BIT	#7,DUMP3	
	000007			
	177752			
004560	001001	BNE	•+4	
004562	0000001	CRLF		
004564	026727	CMP	DUMP3,#20	
	177736			
	000020			
004572	001355	BNE	DUMP2	
004574	005067	CLR	DUMP6	
	000006			
004600		ChL		
	CC4567 DUMP5:		R5.XMI	
	000120			
004606	CCCCCC DUMP6:	+0.1010	•C ;SC->D	
	001010	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		

```
004612 000000
 004614 0000000
                    JUTAL
 224616 2222221
                    +MD . 4
 004620 000004
                           #1000. DUMP6
 004622 062767
                    ADD
       001000
      177756
 004630 032767
                    BIT #7000, DUMP6
       007000
       177750
                    BNE .+4
 004636 001001
                    CRLF
 004640 0000000
 004642 005767
                    TST
                           DUMP6
       177740
 004646 100355
                    BPL
                           DUM P5
                           (SP)+.RC
 224652 212622
                    MOV
 004652 004767
                    JSR
                           PC . DLOAD
                                        ;OLD S->D
       000024
 004656 004567
                    JSR R5.XMI
      222244
 204662 200000
                    +0,711,0
                                ;D+C->S
 004664 000711
 224666 222222
                           (SP)+,RC
 004670 012600
                    MOV
 004672 004767
                           PC.DLOAD
                                         RESTORE D
                    JSK
      000004
 224676 2222221
                    CRLE
 004700 104420
                    RETURN
 004702 042700 DLOAD: BIC
                           #170000,RC
      170000
 224726 212267
                    MUV
                           RC. DL2
      000010
 004712 004567
                    JSR
                           R5.XMI
       000010
                    +0.7010 ;0->D
 004716 000000
 004720 007010
                    +0
 004722 000000 DL2:
                           PC
 004724 000207
                  HTS
             ; EXECUTE MICROINSTRUCTION
CC4726 C1C446 XMI: MOV
                           R4.-(SP)
 004730 016704 . HUV
                           MA.K4
       173074
                  MOA
 004734 011466
                           (R41.-(SP) ; SAVE MA
       000030
                  NOP
                           (k4)+ ;MA=C
 004740 005024
                  CLR
 004742 012446
                  MOV
                           (k4)+,-(SP) ;SAVE MI3
 224744 212446
                           (R4)+,-(SP) ;SAVE'MI2
                 MOV
                           (R4),-(SP) ;SAVE MI1
 CC4746 C11466
                 MOV
                  NOP
       000036
                           (R5)+,(R4) ; NEW MI1
(R5)+,-(R4) ; NEW MI2
 004752 012514
                  MOV
                  VOM
 004754 012544
                           (R5)+,-(R4) ;NEW MI3
                  VOM
 004756 012544
                  BIS
 004760 052777
                           #BIT5.@MP :STEP MODE
       000040
       173034
```

249

004766 005077	CLR	@MGO	
173026			
004772 000240	NOP	944	
004774 005077	CLR	@MHALT	
173002			
005000 022424	CMP	(R4)+,(R4)+	BUMP TO MI1
005002 005077	CLR	@MA	(
173022			
005006 012614	MOV	(SP)+,(R4)	RESTORE MI1
005010 012644	MOV	(SP)+,-(R4)	RESTORE MI2
005012 012644	MOV	(SP)+,-(R4)	RESTORE MI3
005014 012644	MOV	(SP)+,-(R4)	RESTORE MA
005016 012604	MOV	(SP)+,R4	
005020 000205	RTS	R5	
		short and	
000152	• END	BEGIN	
ABORT CC4152n	YR5	00415CH	BD CC235CR
BE 002362R	BEGIN	000152R	BELL = CCCCC7
BI 10 = 000001		000002	BIT10 = 002000
BIT11 = 004000		: 010000	BIT13 = 020000
BIT14 = 040000	BIT15 =	10000	BIT2 = 000004
BIT3 = 000010	BIT4 =		BIT5 = 000040
BIT6 = 000100	BIT7 =	000200	BIT8 = 000400
BIT9 = 001000	BRANCH =	***** G	BUFFER = ***** G
CAMCS = 164100	CAN	003302k	CBEG CCC124R
CBN CC3536R	CEND	CCC132R	CERR CC3442R
CHAR CCC332R	CHAR2	CCC542k	CIMP CC2526R
CIMW CC255CR	CIN	CC3472h	CJMP CC2534R
CJMP2 CC254CR	C.JMW	002556R	CJMW2 CC2562R
CMNNN CC3616k	CMP	CC3672H	CMPL CC372CR
CMPL2 CC3744R	CMPTAB	003762R	CHNNN 003332R
COLUMN = ******G	COMMAN	CC1C52R	COMMEN CCC366R
COM2 CC1C66R	CPN	003520R	CPOINT CC2136R
CR = 000015	CRLF =	= ***** G	CTAB CC12C4R
CUNN CC2272H	CUNNE	CC2326R	CUNN2 CC231CR
CXN CC3556h	CYN	00007Ua	December = 000000
DLINE CCC416k	DLOAD	CC47C2R	DL2 CC4722R
DONOTH CC4C52R	DUMP	CC4444k	Dumpa CC4526k
Dumps CC4532R	DUM P5	CC46C2R	DUMP6 CC46C6R
ELINE CCC412R	ERROR	CC4C44R	EXIT CO412CR
FSMCS = 164100	GO	CCC424H	GOCH = CCCCC?
GOX CCC56CR	G02	000502H	CO3 CCC53CR
GO4 CCC562R			HALT CC2464R
HTLST = 104422	HTEST.	004152RG	HT2 004172k
IM1 CCCCECR	IM2	CCC1CCR	JB CC2406R
JSRPC CC4434R	JZ	CC2374R	LD CC242CR
LE CC242CR	LF =	= 000012	LINE CCC242R
LMPN 004014R	LOAD =	****** G	LOOK 001102 R
LOOKX CC1154)	1. )OK2	001114k	LOOK3 CC1134R

LOOK4	001160F	LOOK5	CC1176R	LOPT	000056R
LOT	CC425CR	LOTZ	004266P	LOT3	CC4274R
LSTAT	CC2432R	LSTEP	CCC57CR	MA	CCCCCCRG
MASTER	CCC656R	MB	CCCC26R	MBASE1 =	164000
MBASE2	= 164040	MBIA	000046k	MCLH	CCCCCCR
MCLKCH	= 000020	MD	ACCCCC R	MEMTRP	CC4C54R
MGO	H020000	MHALT	RSCCCC	MHOLD	CC2776R
MI	CCCC16R	MIIA	CCCC44R	MI1	000036R
MIZ	1400000 n	MI3	CCCCC2A	MJ	000016k
MP	000022R	MS	000004R	MX	000012k
AIXM	000042R	MY	CCCC1CR	AIYM	CCCC4CR
MZ	CCCC14R	NBEG	CCC134R	NEND	000146R
NUMBER	000706R	NUMERR	001044k	TMUM	000736k
NUMZ	000740H	NUM3	000756R	NUM5	001016H
NUM6	001020R	OCTAL =	***** G	OSOP	CC234CR
OSOPD	CC2332R	OSOPF	CC2344R	PC =	7.000007
PMHOLD	002700R	PNBEG	000150h	PTB	004026R
PTE	004036R	PTFLAG	CCC12CR	PUHOLD	CC2144R
GIMAGE	= 010000	OPARM	CC4354R	QSEL	CC4332R
R	=%000000	RCNT	CCCC52H	READ =	***** G
RETURN	= 104420	RETUR.	CC4C74RG	PET2	CC4112R
RF	CC2442R	RFLAG	CCCC5CR	ROPT	CCCC54R
FS	CC2442R	RSTAT	CC2454R	RC =	%000000
R1	=%000001	R2 =	%000002	R3 =	%000003
R4	=%000004	R5 =	%000005	SAVCH	CCC122R
		SCAN	000272m	SCAN2	000302H
SNAP	CC42C6R	SNAP2	CC424CR	SP =	%000006
SPACE	CCC4C6H	STEP	000642h	STRING =	***** G
T	002770R	TA	CC2662R	TAST	003206R
'B	CC3252R	TD	CC3216R	TI	003200R
TIM	CC2572R	TJ	CC2472R	TJM	002600R
TJM2	CC26C4R	TJM3	CC2622H	TJ1	CC2516R
TKS	= 177560	TM	CC2736R	TMINST	CC3154R
TMP	CC3772R	TMP2	004010R	TN	CC2674R
TNN	CC3C46R	TNNX	CC314CR	TNN2	003062R
TNN3	003076R	TP	CC3242R	TS	CC323CE
TTYBEG	= ***** G	TTYEND =	***** G	TU	CC2156R
TUN	CC214CR	TUNN	CC22CSB	TUNNX	CC2270R
TUNN2	CC2224R	TX	CC3262R	TY	CC3272R
TYPE	= ***** G	UHOLD	CC2162R	UPPER =	***** G
IMX	CC4726R	XOTNNN	CC2626R	XOT2	CC2652R
•	= CC5C22R				

VOM.

# MODIFIED EXECUTE MICROINSTRUCTION

7400	010446		XMIZ:	MOV	R4,-(SP)				
7402	013704			MOV	@#MA,R4				
	001030								
7406	011446			MOV	(R4),-(SP)	SAVE	MA		
7410	005024			CLR	(R4)+	; MA = 0			
7412	012446			MOV	(R4)+,-(SP)	;SAVE	TA IM	LOC	0
7414	012446			MOV	(R4)+,-(SP)	* 110000			
7416	011446			MOV	(R4),-(SP)				
7420	005014			CLR	(R4)	; NOP	LOC O		
7422	012744			MOV	#10,-(R4)				
	000010								
7426	005044			CLR	-(R4)				
7430	012744			MOV	#1,-(R4)	\$ MA = 1			
	000001				CADA 3				
7434	005724			TST	(R4)+				
7436	012446			MOV	(R4)+,-(SP)	;SAVE	MI AT	LOC	1
7440	012446			MOV	(R4)+,-(SP)				
7442	011446			MOV	(R4),-(SP)				
7444	012514		#4Y	MOV	(R5)+,(R4)	; NEW	MI LOC	1	
7446	012544			MOV	(R5)+,-(R4)				
7450	012544			MOV	(R5)+,-(R4)				
7452	005044			CLR	-(R4)	; MA = 0			
7454	017746			MOV	@MP,-(SP)				
	171342-	TRAINT							
7460	012777			MOV	#40,@MP				
	000040			2003					
	171334-								
7466	005077	X1		CLR	GMACO				
	171326-								
7472	000240	5397	103	NOP					
7474	005077			CLR	@M60				
	171320-								
7500	000240			NOP					
7502	012677			MOV	(SP)+,@MP				
	171314-								

7506	012724	MOV	#1,(R4)+
	000001		
7512	022424	CMP	(R4)+,(R4)+
7514	012614	MOV	(SP)+,(R4)
7516	012614	MOV	(SP)+,-(R4)
7520	012644	MOV	(SP)+,-(R4)
7522	005044	CLR	-(R4)
7524	062704	ADD	#6,R4
	000006		
7530	012614	MOV	(SP)+,(R4)
7532	012644	VOM	(SP)+,-(R4)
7534	012644	MOV	(SP)+,-(R4)
7536	012644	MOV	(SP)+,-(R4)
7540	012604	MOV	(SP)+,R4
7542	000205	RTS	R5

A CONTRACT OF THE PARTY OF THE

syvest pycoco

\*SEARIG 201000

# .TITLE LOAD MICROPROGRAM

; JSR PC.LOAD :RELOCATION BASE IS IN RE

000014	CC4567 LUAD:	JSR	%5, INP	;***
	000344			
000020	022700	CMP	#1.R ;	
	000001			
000024	001373	BNE	LOAD ;	SCAN AWAY LEADER
000026	016704'	VOM	MA . A	
	000000			
000032	211446	MOV	(A),-(SP)	SAVE MA
000034	010514	MOV	BASE, (A)	START AT RELOCATION BASE
000036	010527	MOV	BASE, (PC)	+
000040	CCCCCC BLOCK:	+0		; BEGINNING OF BLOCK
000042	005027	CLR	(PC)+	
000044	CCCCCC CHKSUM:	+0		
000046	C127C1'LOOPA:	MOV	#BUF.R1	
	000000			
000052	CC4567 LOOPB:	JSR	%5. INP	
	000306			
000056	060067	ADD	R. CHKSUM	
	177762			
000062	110021	MOVB	R. (R1)+	READ 6 CHARACTERS
000064	020127'	CMP	R1.#BUF+6	:INTO BUF TO BUF+5
	000006			
000070	100770	BMI	LOOPB	
000072	026727	CMP	BUF+2,#16	0000
	177704			
	160000			
000100	103026	BHIS	CTRL	CONTROL WORD
000102	012702'	MOV	#BUF+12!	R2
	222214			

000106	016703'	MOV	MA+2.R3	
	000002			
000112	C14113	MOV	-(R1), (R3	) ; MOVE TO CONTROL
000114		MOV	(R3)+,-(R	2); STORE AND READ
000116		MOV	-(R1),(R3	) ; BACK INTO BUF+6
000120	012342	MOV	(R3)+,-(R	2);TO BUF+11.
000122	C14113	VOM	-(n1).(no	
000124	012342	MOV	(R3)+,-(R	2)
000126		CMP	(R1)+,(R2	)+ ; CHECK FOR ERROR
000130		BNE	ERR	IN READBACK
000132		CMP	(R1)+,(H2	)+
000134	001071	BNE	ERR	
000136		CMP	(R1)+,(R2)	)+ Sets at Start Ha
000140	001067	BNE	ERR	
7.	C11446 OUT:	MOV	(A),-(SP)	
000144	C42716	BIC	#176000.13	SP)
	176000			
000150	005216	INC	(SP)	
000152	C12614	MOV	(SP)+,(A)	NEXT UINSTH TO NEXT LOC
000154	000734	BR	LOOPA	
	C21437 CTRL:		(A),@(PC)	+ COMPARE CURRENT ADDRESS
000160	CCCC4C'PBLOCK:	+BLOCK		; WITH BEGINNING OF BLOCK
000162	001410	BEQ	CTRL2	:NO UINSTR IN BLOCK
000164	005314	DEC	(A)	
000166		OCTAL		
000170		+PBLOCK	4	
000172				
000174	0000001	OCTAL		
000176	0000001	+MA+4		
000200	000004			
000202	000000	CRLF	; TYPE	OUT BLOCK LIMITS
	016700 CTRL2:	VOM	BUF+4.R	
	177574			
000210		ADD	BASE, R	
000212		BIC	#176000 R	AU SHOFEREL LAYFAUTEL
	176000			
000216			R. (A)	CHANGE MA
000220		MOV	R. BLOCK	RESET BLOCK BEGINNING
	177614			
000224	232767	BIT	#10000 BUI	1+2
	010000			
	177550			
000232	001705	BEQ	LOOPA	CONTINUE READING TAPE
000234		JSR	%5, INP	GET CHKSUM
	000124			
000240 1		CMPB	R. CHKSUM	CHECK IT
	177600			
000244	CC1412	BEO	CTRL3	FIT CHECKS
*****				
000246		STRING		
000250	103	· ASCII	/CHECK SUM	
				255

```
200251
         110
000252
         105
000253
         103
000254
         113
222255
         123
222256
         125
222257
         115
000260
         040
000261
         105
000262
         122
000263
         122
000264
         117
         122
222265
222266
         227
                     · BYTE
                             BELL, BELL, CR, C
000267
         227
000270
         215
         222
000271
                     · EVEN
       000272
CCC272 CCCCCC'CTRL3: STRING
                     · ASCII /LOAD COMPLETED/
000274
         114
000275
         117
000276
         101
                                  Cash released to the contract contracts are cash
000277
         104
000300
          240
000301
         103
200302
         117
000303
         115
000304
         120
000305
         114
000306
        105
000307
         124
        105
000310
000311
         104
000312
          215
                      · BYTE
                             CR,C
000313
          222
       222314
                      · EVEN
                              (SP)+,(A) : RESTORE MA
000314 012614 EXIT:
                     MOV
000316 000207
                     RTS
                               TYPE OUT BAD LOCATION
                      OCTAL
CCC32C CCCCCC ERR:
222322 2222221
                      +MA+4
000324 000004
000326 012727
                     I'O'V
                             #BU# . (10)+
      000000
                                 DOUBLE COORTINUE READONS PARK
000335 000000, 101141: +FEE
000884 0000000 ERRES 005 AS
                     +POINT.6 :TVDE THE THEMP TO ANTE
000336 0003321
000040 000000
                    ADD CO. . . . . . . . AND INST TELL AND MERCHAN
000042 062777
       200002
       177767
 1 240 CAC 175"
                      CAL
                             FUllitanustik.
       177756
       000014
                                                256
```

0000556	1000€		$eb, \mathbf{f}$	r.h.1622
000500	0000000		Ci 62	
2000002	000669		his	Otry
		• (, 1, () ) 1,	Cir	
000004	016746	Tak:	14.11	11-11 ,- (SF)
	167754			
000570	012767		54.) V	#1.DTc)T
	000001			
	167732			
000376	012700		MOA	#1,%0
	000001			
000402	004567		JSR	%5.DELAY
	000026			
000400	012767		VOV	#C.DHOT
	000000			
	167732			
000414	012700		MOV	#15,%2
	000015			
000420	004567		JSE	%5, DELAY
	000010			
000424	012600		MOV	(SP)+,%C
000426	042700		BIC	#177400,%0
	177400			
000432	000205		RTS	%5
000434	012767	DELAY:	VCM	#DLY, CNT
	000100			
	000014			
000442	005367	DX:	DEC	CNT
	000010			
000446	001375		BNE	DX
000450	005300		DEC	%0
000452	001370		BNE	DELAY
000454	000205		RTS	%5
	000100	DLY=100		
	167734	DRIN=167	7734	
	167732	DROT=167	7732	
000456	000000	CNT:+C		

• END

#### · TITLE TTY TELETYPE I/O

000000 RO=#0

000001 H1=%1

000005 kb=%5

200006 SP=%6

000007 PC=%7

000015 CR=15

000012 LF=12

CCCCC7 BELL=7

CCC177 RUB=177

177560 TKS=177560

177562 TKB=1775€2

177564 TPS=177564

177566 TPB=177566

#### GLOBL IN.OUT. READ. TYPE

104400 T=104400

104400 IN=T

104402 OUT=T+2

104404 READ=T+4

104406 TYPE=T+6

#### ; TRAP C READ CHARACTER INTO RC W/O EDITING

CI.	DBL	IN.	

CCCCCC 105737 IN.: TSTB O#TKS

177560

IN. ; WAIT FOR CHARACTER 000004 100375 BPL @#TKB.RC ;GET CHARACTER MOVB

000006 113700 177562

000012 005237

INC

@#TKS ; RESET FLAG

177560

000016 042700

BIC #1774CC, RC ; CLEAR TOP RYTE

177400

000022 000205 RTS R5

#### ; TRAP 2 TYPES OR PUNCHES CHARACTER IN RC W/O EDITING

.GLOBL OUT.

CCCC24 105737 OUT .: TSTB

@#TPS

177564

CCCC3C 1CC375 BPL OUT- ; WAIT UNTIL TTY IS READY CCCC32 11CC37 MOVB RC-@#TPB ; SEND CHARACTER

177566

000036 000205 RTS R5

; TRAP 4 READ CHARACTER INTO RC AND HANDLE

SPECIAL CHARACTERS

.GLOBL READ. , BRANCH, COLUMN, BUFFER

```
000040 104400 head .: IN
                                            GET CHARACTER
                     RIC
                             #200. HO
000042 042700
                                            CONVERT TO ASCII
       000200
200046 2000000
                     BRANCH
000050
                             C. IGNORE --
         200
                     · BYTE
000051
         231
000052
       012
                     · BYTE
                             LF. IGNORE- .
000053
         227
       177
000054
                     · BYTE
                             RUB. IGNORE - .
000055
       225
000056 004
                     · BYTE
                             'D-100.DITTO-. :CTRL D
000057
         227
                             *E-100. ECHO- . : CTPL E
000060 005
                     · BYTE
000061
       215
000062
         006
                     · BYTE
                            'F-100.NECHO-. ;CTRL F
000063
         211
000064
         222
                     · BYTE
                            C. EXIT-
000065
         225
CCCC66 1177CC DITTO: MOVB
                             @COLUMN. HC : COPY FROM LINE ABOVE
      222242
000072 000205 EXIT:
                     RTS
                           R5
000074 005000 NECHO: CLR HO
000076 010027 ECHO:
                     MOV
                             RC.#1
      222221
      000100 TFLAG=--2
CCC1C2 CCC756 IGNORE: BR
                             READ.
             ; TRAP 6 TYPE CHARACTER AND @NDLE
                     SPECIAL CHARS. UPDATE LINE BUFFER
                     .GLOBL TYPE.
000104 005767 TYPE .: TST
                             TFLAG
      177770
000110 001003
                     BNE
                             DOTYPE
                                           FLAG SET
000112 020027
                     CMP
                             RC. #BELL
                                            FRING BELL EVEN IF TFLAG=C
      222227
                    BNE
202116 201015
                             TEXIT
                                       DO NOT TYPE IF TILAGEC
CCC12C CCCCCC'DOTYPE: BRANCH
```

BELL. TBELL- .

CH.TCH-.

2.1

OFFEND

COLUMN

RC.@COLUMN

DO NOT SAVE BELL

CR IS SPECIAL

#BUFFER+72.. #BUFFER ; CHECK FOR RUNNING OFF END

RUNNING OFF END

TYPE CHAPACTER

000122 007

000124 015

000125 033

000130 022727'

000136 001427

000142 110077

231

000

000346

CCC14C 1044C2 TOUT:

177766 000146 005267

177762

221

000134 COLUMN= -- 2

000123

000126

000127

· BYTE

· BY TE

· BYTE

CMP

BEQ

OUT

INC

MOVB

```
CCC152 CCC2C5 TEXIT: RTS
CCC154 104402 TBELL: OUT
                                            RING BELL
000156 000205
                     RTS
                             15
000160 004767 TCR:
                             PC.TCRLF
                     JSH
       000006
000164 012700
                     MOV
                             #CR.RC
       000015
000170 000205
                     RTS
                             R5
000172 012700 TCRLF: MOV
                             #CR.RC
                                            TYPE CR LF
      000015
000176 104402
000200 012700
                     MOV
                             #LF.RC
      200012
000204 104402
                     OUT
                             #BUFFER. C. IN : RESET COLUMN POINTER
000206 012767'
                     MOV
      000236 6740
      177720
000214 000207
                     RTS
                             PC
                             HC.-(SP)
                                            SAVE RO
CCC216 C1CC46 OFFEND: MOV
22222 212722
                             #BELL . RC
       200007
000224 104402
                     OUT
                                            RING BELL
000226 004767
                     JSR
                             PC. TCRLF
                                            GO TO NEXT LINE
      177740
000232 012600
                     MOV
                             (SP)+.HC
                                            RESTORE RC
000234 000741
                     BR
                             TOUT
                                            TYPE CHAR ON NEXT LINE
000236
         C4C BUFFER: . ASCII /
000237
         040
000240
000241
000242
         040
000243
         040
000244
         040
000245
         040
000246
         242
222247
         040
000250
000251
         242 TA BERT FOR OUR
000252
222253
         242
000254
         240
000255
         040
000256
         040
000257
         242
000260
         040
000261
               ·ASCII /
000262
000263
         040
000264
         242
000265
         040
000266
         040
000267
         040
000270
         040
000271
         040
222272
         040
000273
         040
                                     260
```

```
000274
         240
000275
         240
000276
         040
000277
         040
000300
         040
000301
         040
000302
         040
000505
         040
000304
         040
000305
         242
000306
         040
                     ·ASCII /
000307
         040
000310
         040
         040
000311
000312
         040
000313
         242
000314
         040
000315
         040
000316
         040
222317
         040
000320
         040
000321
         040
000322
         040
000323
         040
000324
         040
000325
         040
000326
         242
000327
         040
                  -ASCII / /; 74 SPACES
000330
         242
000331
         040
000332
          040
          040
000333
000334
          240
000335
          242
000336
          040
000337
          040
000340
          242
000341
          040
000342
          C4C and over 1941 (183-138)
000343
          040
000344
          240
000345
          040
000346
          040
          040 THOLE TYLINGS
222347
            NE SUL MONEOU THIEF THE
       222221
                    · END
```

#### .TITLE EDOUT EDITED OUTPUT

000000 H0=%0 000001 R1=%1 000002 H2=%2 000005 R5=%5 000006 SP=%6

.GLOBL CRLF.OCTAL.STRING.CRLF..OCTAL.STRIN.TYPE

104400 T=104400 104412 CRLF=T+12 104414 OCTAL=T+14 104416 STHING=T+16

#### ; TRAP 12 TYPES CR LF

CCCCCC 104416 CRLF.: STRING CCCCCC C15 .BYTE 15.C CCCCC3 CCC CCCCC4 CCCCC5 RTS R5

> ; TRAP 14 ; +POINTER.N

: TYPES DATA IN N OCTAL DIGITS. PRECEDED BY A

; SPACE. POINTER IS ADDRESS OF ADDRESS

; OF DATA.

CCCCC6 C1CC46 OCTAL .: MOV RC.-(SP) 000010 010146 MOV R1,-(SP) MOV R2,-(SP) ; SAVE REGISTERS 000012 010246 200014 213522 MOV @(R5)+,RC MOV (RC).RC ;DATA->RC 222216 211222 CCCC2C C125C1 MOV (R5)+,R1 ;N->R1
CCCC2C C627C1' ADD #BUF+2,R1 ;R1 POINT ADD #BUF+2.R1 ;R1 POINTS TO END 000022 062701' 200070 CLRB -(R1) MOV RC+R2 BIC #17777 000026 105041 ZERO END OF BUFFER CCCC3C C1CCC2 LOOPA: MOV 000032 042702 BIC #17777C.R2 ;GET 3 LSB'S 177770 ADD 000036 062702 #°C+R2 ; CONVERT TO ASCII 000060 MOVB R2.-(R1) ; PUT INTO BUFFER 000042 110241 000044 006200 ASR RC 000046 042700 BIC #100000 RC 100000 ASR RC
ASH RC ;SHIFT RIGHT 3 BITS
CMP #BUF+1.R1 ;CHECK FOR END 200052 206200 000054 006200 000056 022701' 000067 BMI LOOPA 000062 100762 STRING 000064 104416 C4C BUF: ·ASCII / / 200066 000067 242 000070 000000 +0 NOP 000072 000240

```
000074 000240
                   NOP
000076 012767
                    VOM
                           #240, BUF+4
      000240
      177766
000104 012767
                   MOV
                           #240. BUF+6 FATCH UP NOP'S
      000240
      177762
                           (SP)+,R2
000112 012602
                   MOV
000114 012601
                   MOV
                           (SP)+,R1
000116 012600
                    MOV
                           (SP)+,RC ; RESTORE REGISTERS
000120 000205
                   RTS
                          R5
```

; TRAP 16

: · ASCII /MESSAGE/

· BYTE C

; · EVEN

: TYPES MESSAGE

000122	010046 STRI	N -: MOV	RC(SP)	1. DENE BETTE TO THE
000124	005000	CLR	RC	
000126	112500 LOOP	B: · MOVB	(R5)+,RC	GET CHARACTER
000130	001402	BEQ	OUTB	STOP IF CHARACTER IS NULL
000132	0000001	TYPE		
000134	000774	BR	TOO BR	
000136	C1C5CC OUTB	: MOV	H5. RC	
000140	006000	ROR	RC	
000142	005505	ADC	R5	SINCREMENT RS IF IT IS ODD
000144	012600	MOV	(SP)+,HC	
000146	000205	RIS	йB	
	000001	• Kell		

#### .TITLE BRANCH ON CHARACTER

- ; JSR R5, BRANCH
- : . BYTE C1. A1 --
- : .BYTE C2.A2-.
- ; \*\*\*
- . BYTE CN.AN-.
- ; ·BYTE C.A-·

;

- ; IF (RC)=CK, BRANCH TO AK
- OTHERWISE BRANCH TO A
- ; NOTE C1=C IS PERMITTED

000000 R0=#0

000001 R1=%1

000005 R5=%5

000006 SP=%6

GLOBL BRANCH BRANC

104410 BRANCH=104410

202222	212146	BRANC .:	MOV	R1,-(SP); SAVE R1
and the second second	005001		CLR	R1 419 5 000000 PG10
	112501		MOVB	(R5)+,R1;C1->R1
000006	000402		BR	LOOPB
000010	112501	LOOP:	MOVB	(R5)+,R1;CK->R1
000012	001404		BEQ	EXIT ; EXIT IF CK=C, K NE 1
000014	020001	LOOPB:	CMP	RC+R1
000016	001402		BEQ	EXIT ; EXIT IF RO=CK
000020	005205		INC	R5 CTHERWISE SKIP AK
000022	000772		BH	LOOP

000024		EXIT:	ЈМР	<b>@#</b> 7330
000020	00/550			
007330	111501		MOVB	(R5), R1; AK
007332	042701	CMIT MICH STREET	BIC	#177400,R1
	177400			
007336			ADD	R1,R5 ;ADD.
007340			MOV	(SP)+,R1
007342	000205		RTS	R5
				000000 000000

VALUE VICTOR

1000000 880000 1000000 080000

SITH CHIZ- DETAINS DETAIN

.TITLE THAP PHOCESSON

MAKES TRAP LOOK LIKE JSH R5. EXCEPT

; THAT PS IS DESTROYED

000005 R5=%5 000006 SP=%6 000007 PC=%7

> 000000 · ASECT

000034 -=34

000034 0000001 +TPROC

000036 000000 ; NEW PS +0

· CSECT 222222 R5,2(SP) WHITE RS OVER PS CCCCCC C1C566 TPROC: MOV 200002 ; RETURN POINT->R5 (SP),R5 200004 011605 MOV GET TRAP INSTRUCTION 200006 016505 VOM -2(R5),R5 177776 000012 016567" MOV TABLE-104400(R5),JIMP+2 273426 222224 ; RETURN POINT->R5 000020 012605 MOV (SP)+, R5 :JUMP CCCC22 C127C7 JUMP: MOV #C. PC 200000

TABLE:

.GLOBL IN.,OUT., READ., TYPE.

. WORD IN.,OUT., READ., TYPE. 200026 200000

200000 2000001

200032 2000001

222234 2222221

.GLOBL BRANC. . WORD BRANC.

200036 2000001

.GLOBL CRLF .. OCTAL .. STRIN.

. WORD CRLF . OCTAL . . STRIN . 200040 2000001

200042 2000000

200044 200000

.GLOBL RETUR. HTEST.

222246 2222221 . WORD RETUR. HTEST.

200050 0000001

·GLOPL UPPER

CCCC52 CCCCCC UPPER: +C SUPPER LIMIT OF OS CODE

> 000001 · ENL

```
TRANSPER ADDRESS: CC1152
LOW LIMIT: CC1CCC
HIGH LIMIT: 007332
******
MODULE MAIN
SECTION ENTRY ADDRESS SIZE
<. ABS.>
            000000 000000
            001000 005022
      HTEST.
           005152
      MA
            001030
      RETUR.
           005074
*****
MODULE LOAD
SECTION ENTRY
           ADDRESS SIZE
           006022 000460
      INP
            006406
      LUAU
           006036
******
MODULE TTY
SECTION ENTHY
           ADDRESS SIZE
  >
           006502 000350
    EUFFER CC6740
     COLUMN CC6636
   IN
           104400
     IN-
           006502
 OUT 104402
     OUT.
           006526
 READ 104404
     FEAD.
           006542
    TYPE
           104406
      TYPE.
           COLECE
******
MODULE LDOUT
SECTION ENTRY
           ADDRESS SIZE
           007052 000150
     CKLE
           104412
     CRLF. CC7C52
     OCTAL 104414
    OCTAL. CO7060
     STRING 124416
     STRIN. 007174
******
MODULE BRANCH
SECTION ENTRY
           ADDRESS SIZE
           007222 000034
     BRANCH 104410
     BRANC. CC7222
**** *****
MODULE TRAP
SECTION ENTRY ADDRESS SIZE
           007256 000054
     UPPER
          007330
```

# ATTACHMENT 3 TO APPENDIX B PAPER TAPE INDEX

Label	Loaded by
ABSOLUTE LOADER/H.S. BOOT	Bootstrap
OPERATING SYSTEM	Absolute Loader
DCT-DPCM (FORWARE & INVERXE)	LMP commands
TRANSFORM PATCHES FOR 1.6 BITS/PIXEL	LMP commands
TRANSFORM PATCHES FOR .8 BITS/PIXEL	LMP commands
TRANSFORM PATCHES FOR .4 BITS/PIXEL	LMP commands
CONTROL STORE PUNCH	Absolute Loader
COMPLEMENT/COMPLEMENT	LMP commands
FIRST PIXEL FIX	LMP commands
FIRST PIXEL UNFIX	LMP commands
ABSOLUTE PUNCH	Absolute Loader
DEMI/DEMO	Absolute Loader
DEMONSTRATION DRIVER	Absolute Loader
DEMONSTRATION TAPE (1240 OBJECT TAPE)	LMP commands
	Sieror Wind

NOTE: the CONTROL STORE PUNCH is included on the DWD 1240 SYSTEM TAPE and has to be loaded separately only to restore it after user routines have overstored it.

#### APPENDIX C

TV REDUNDANCY REDUCTION SYSTEM USING A BIPOLAR MICROPROCESSOR DD1423 Item #0001 Contract #N66001-76-C-0080

> T-36-928 T-36-928 Move ent to enuroural actions for a role of the contraction o

Operation counts for computing the E.

2-12 Bandwidth Reduction System Input Interface

C-3 DOT/DECM Frogram Cycles

Prepared for Naval Undersea Center San Diego, CA 92132 March 2, 1976

# TABLE OF CONTENTS

SECTION		Page
II. I	Introduction DCT and DPCM Algorithm 2.1 DCT Mathematics 2.2 Final Rotations 2.3 DPCM 2.4 Microcoding the Am2901 2.5 Accuracy Bandwidth Reduction System Hardware 3.1 Microprocessor and RAM 3.2 12X12 Multiplier 3.3 Quantizer 3.4 I/O Interfaces 3.5 Micro Control Unit chment 1 Direct Calculation of FFT's with Real Inputs chment 2 Quantizer Values	271 273 273 278 279 280 285 289 291 295 298 301 303 305
	LIST OF ILLUSTRATIONS	
C-6 C-7 C-8 C-9 C-10 C-11 C-12 C-13	New Algorithm for N=32 Input Points Definition of Butterflies in Figure C-2	272 275 276 281 284 290 292 293 294 296 297 299 300 302
TABL		
C-1 C-2 C-3 C-4	Operation counts for computing the B <sub>k</sub> DCT/DPCM Operations DCT/DPCM Program Cycles Calculation of Sum Variances	277 283 286 288


### SECTION I

#### INTRODUCTION

Theoretical and experimental work at both the University of Southern California and the Naval Undersea Center have shown that a hybrid compression scheme consisting of a Discrete Cosine Transform (DCT) along a TV line and Differential Pulse Code Modulation (DPCM) line to line is a near optimum way of achieving redundancy reduction in conventional TV. The compression is partly achieved by lowering the field rate by a factor of 8 so that a stripe which is only 32 pixels, rather than 256 pixels wide, is processed out of each field. The DCT/DPCM provides the rest of the data compression and can lower the bit rate to 200,000 bits/sec. A complete system including both compression and the corresponding expansion system is depicted in Fig. C-1. It is the top half of this diagram with which the present report is concerned.

The mechanization to be described consists of three 4-bit Am 2901 bipolar microprocessor "slices" together with suitable I/O, RAM, ROM, and high-speed multiplier. Without simulation it is impossible to determine whether 8 bits of precision would have been adequate; hence 12 bits were used. The pre-emphasis filter which is shown is known to be required in an analog implementation using charge-coupled devices because of dynamic range problems. In the system to be described, this filter is not needed. In its place there is a high performance A/D converter.

It is of utmost importance to have an efficient algorithm for computation of the DCT. Data/Ware Development has developed such an algorithm which is employed in this implementation. The resulting system is small in size, yet powerful.



#### SECTION II

# DCT AND DPCM ALGORITHM

# 2.1 DCT Mathematics

If  $g_0$ ,  $g_1$ , ...,  $g_{31}$  are the numbers representing the pixel values in one "strip" of a TV line, the Discrete Cosine Transform (DCT) is given by

$$G_k = 2 \sum_{j=0}^{31} g_j \cos \left[ (j + \frac{1}{2})k\theta \right]$$
  
 $k = 0, 1, \dots, 31$ 

where  $\theta = 2\pi/64$ . By combining complex conjugate terms,

$$G_k = w^{-\frac{1}{2}k} \sum_{j=0}^{63} a_j w^{-jk}$$
 (C-1)

where  $w = e^{i\theta}$  and

$$\mathbf{a}_{j} = \begin{cases} \mathbf{g}_{j} & \text{if } j \leq 31\\ \mathbf{g}_{63-j} & \text{if } j \geq 32 \end{cases}$$

This formulation can be simplified further.

Define

$$A_k = \sum_{j=0}^{63} a_j w^{-jk}$$

Then  $G_k = w^{-\frac{1}{2}k} A_k$  and the  $A_k$  are a discrete Fourier transform of length 64 with real inputs. Appendix A describes a method of calculating such transforms due to Data/Ware Development which is better than other methods in the literature. In the last step of that method, the  $A_k$  are computed as follows:

$$A_k = B_k + w^{-k} C_k, \quad k = 0, 1, ..., 16$$

$$\overline{A}_{32-k} = B_k - w^{-k} C_k, \quad k = 0, 1, ..., 16$$

where  $\mathbf{B}_{\mathbf{k}}$  and  $\mathbf{C}_{\mathbf{k}}$  are discrete Fourier transforms of length 32. It can be shown that

$$G_{k} = w^{-\frac{1}{2}k} A_{k} = w^{-\frac{1}{2}k} B_{k} + w^{-\frac{3}{2}k} C_{k}$$

$$-iG_{32-k} = w^{-\frac{1}{2}k} \overline{A}_{32-k} = w^{-\frac{1}{2}k} B_{k} - w^{-\frac{3}{2}k} C_{k}$$

The sum of these two equations is

$$G_k - iG_{32-k} = 2w^{-\frac{1}{2}k} B_k$$
 (C-2)

and hence

$$G_k = 2Re(w^{-\frac{1}{2}k} B_k)$$
  
 $k = 0, 1, ..., 16$  (C-3)

$$G_{32-k} = -2Im(w^{-\frac{1}{2}k} B_k)$$
  
 $k = 1, 2, ..., 15$  (C-4)

which expresses the desired transform in terms of the  $B_k$ , which are the discrete Fourier transform of  $g_0$ ,  $g_2$ ,  $g_4$ , ...,  $g_{30}$ ,  $g_{31}$ ,  $g_{29}$ ,  $g_{27}$ , ...,  $g_{1}$ .

The  $B_k$  can be computed by the method described in Attachment 1. The computations are illustrated in Figure C-1.

The operation count for computing the  $B_k$  is shown in Table C-1. The only nontrivial values of  $w^{-k}$  used in the computations are those corresponding to k=2,4,6,8,10,12,14. The components of these values may be taken from a table of  $\sin 2k\theta$ , since  $\cos 2k\theta = \sin((16-2k)\theta)$ . Hence there are only seven distinct nontrivial multipliers. The factor of 2 in (C-3) and (C-4) is absorbed into the output scaling.




Figure C-2. New Algorithm for N = 32 input points 275




Figure C-3. Definition of Butterflies in Fig. C-2.

Pigure C-2. New Algorians for N # 32 input points

TABLE C-1
OPERATION COUNTS FOR

# COMPUTING THE $\mathbf{B}_{\mathbf{k}}$ AS ILLUSTRATED IN FIGURE C-2

Symbol(s)	Number of Occurrences		ations Occurrence	Total Number of Operations		
Atting and Atmo		add	multiply	add	multiply	
ity of the treatments river	31	2	0	62	0	
langke i enes bi	15 190p ed	0	o or o maio	0	on ore	
4,-4 pair	7	6	2	42	14	
k,-k pair,k≠4	. 10	6	is n <sup>4</sup> reepsi	60	40	
	iances and cko form (ALT) cos inslly" dietri	a pata en		<u>164</u>	<u>54</u>	

pidtures; and it is easily shown that, except for the factor &

In  $\exists_{\pm} = \frac{1}{2} d_{\mathbb{R}} \sin(\frac{1}{2}\mathbb{R}\Theta) + \frac{1}{2} d_{\frac{1}{2}\mathbb{Z}+\mathbb{R}} \cos(\frac{1}{2}\mathbb{R}\Theta)$ 

Because of the close relationship between the  $B_k$  and the  $G_k$  shown by equations (C-3) and (C-4), it may be sufficient to transmit the components of the  $B_k$ , instead of the  $G_k$ . The question is discussed more fully in the next section.

## 2.2 Final Rotations

The final rotations in (C-3) and (C-4) may be omitted with perhaps only a slight degradation in the quality of the transform for image compression. The heuristic arguments given here are not sufficient to decide the question, and some experimentation or simulation will be required.

The advantage of the DCT lies in the facts that the DCT coefficients have Gaussian distribution, under a certain model, and that their variances and covariances are close to those of the "optimal" Karhunen-Loeve transform (KLT) coefficients, which are independent and otherwise "optimally" distributed. Therefore, the  $\mathbf{G}_{\mathbf{k}}$  have variances close to those of the KLT coefficients and they are nearly independent.

From (C-2)

$$B_k = \frac{1}{2}w^{\frac{1}{2}k}(G_k - iG_{32-k})$$

or

Re 
$$B_k = \frac{1}{2} G_k \cos(\frac{1}{2}k\theta) + \frac{1}{2} G_{32-k} \sin(\frac{1}{2}k\theta)$$

Im 
$$B_k = \frac{1}{2} G_k \sin(\frac{1}{2}k\theta) - \frac{1}{2} G_{32-k} \cos(\frac{1}{2}k\theta)$$

where 
$$\theta = \pi/32$$
,  $k = 0, 1, ..., 16$ 

The angle  $\frac{1}{2}k\theta$  is never more than  $45^{\circ}$ . Moreover, when  $\theta$  is large, the variances of  $G_k$  and  $G_{32-k}$  are nearly equal for most pictures; and it is easily shown that, except for the factor  $\frac{1}{2}$ ,

the variances of Re  $B_k$  and Im  $B_k$  are nearly the same and they are nearly independent. (They would have exactly equal variances and and exactly zero covariance if  $G_k$  and  $G_{32-k}$  had exactly equal variances and exactly zero covariance.) Hence Re  $B_k$  and Im  $B_k$  are "good" substitutes for  $G_k$  and  $G_{32-k}$ .

When  $\theta$  is small, Re  $B_k \cong \frac{1}{2}G_k$  and Im  $B_k \cong -G_{32-k}$ , so once again the substitution of Re  $B_k$  and Im  $B_k$  for  $G_k$  and  $G_{32-k}$ , respectively is "good" in the sense considered here.

If the  $G_k$  are to be transmitted, then the products  $\mathbf{w}^{-\frac{1}{2}k}$   $B_k$  for  $k=0,1,\ldots,16$  must be formed. The operation for k=0 is trivial, and for k=16 only the real part of the product is necessary. Multiplication by the components of all such  $\mathbf{w}^{-\frac{1}{2}k}$  is required, and there are 31 such components (note:  $\cos\frac{1}{2}k\theta$  sin $\frac{1}{2}k\theta$  when k=16), which include all those needed to compute the  $B_k$ .

To compute  $w^{-\frac{1}{2}k}$   $B_k$  requires four multiplications and two additions for each  $k=1, 2, \ldots, 15$ . To compute  $Re(w^{-\frac{1}{2}k} B_k)$  when k=16 requires only one multiplication, since  $B_{16}$  is real. Hence 61 multiplications and 30 additions are required to complete the computations.

#### 2.3 DPCM

Each DCT coefficient (or the substitute described in Section 2.2) is quantized and transmitted according to a Differential Pulse Code Modulation (DPCM) scheme. The particular quantization values used vary according to the coefficient and the output bit rate. A complete list of quantization schemes is available in Appendix B, but their assignment to the various DCT coefficients and output bit rates is not available at this time.

The quantizer accepts an input value x and produces two output values, according to the tables given in Attachment 2. The rounded value R(x) is given in the same kind of arithmetic

used for other computations. The output code O(x) varies from zero to six bits according to the same tables. (A zero-bit output code is vacuous, and no information is sent to the modem in this case, but it is easier to compute the corresponding DCT coefficient and DPCM output than to program the system to avoid such computations.) The quantization schemes used are those that are believed to be "optimal" for most kinds of pictures.

Let  $G_k^{(n)}$  be a particular DCT coefficient associated with the n-th 32-pixel burst. Then the DPCM is defined by Figure C-3, or in symbols as follows:

$$\mathbf{x} = \mathbf{G}_{\mathbf{k}}^{(\mathbf{n})} - \mathbf{x} \ \widehat{\mathbf{G}}_{\mathbf{k}}^{(\mathbf{n}-1)} \tag{C-5}$$

$$output = 0 (x) (C-6)$$

$$\widehat{G}_{k}^{(n)} = R(x) + x \widehat{G}_{k}^{(n-1)}$$
(C-7)

The "starting" value of  $\hat{G}_k^{(0)}$  is immaterial, since  $0 < \infty < 1$  and errors are attenuated.

All inputs  $g_j$  to the DCT are 6-bit twos complement integers. Hence  $-32 \le g_j \le 31$ , and it then is obvious from the definition of the DCT coefficients  $G_k$  that  $|G_k| \le 2.32 \cdot \max |g_j| = 2.048$ . Since the factor of 2 in (C-3) and (C-4) is not used, the transmitted values of  $G_k$  have absolute value no greater than 1.024, which comfortably fits into 12-bit arithmetic.

## 2.4 Microcoding the Am2901

The butterfly operations in Figures C-1 and C-2, the final rotations in (C-3) and (C-4), if they are used, and the DPCM calculations in (C-5) and (C-7) are carried out in the microprocessor system. Input and output buffering are accomplished by buffers as described in Sections 3.4, except that the variable-bit output requires some processor control. The entire system is pipelined, and the operations described in this section constitute the critical slowest step.




Figure C-4. Structure of the DPCM

Table C-2 gives the operation count for processor operations. If the computation rate is much slower than one operation per cycle, the cycle time will be less than the minimum permitted by the hardware speed, especially if the final rotation is included. Therefore, the hardware must be designed to permit some overlapping of various operations and data shuffling.

A number of different hardware arrangements have been considered, and the one which permits the maximum overlapping of various operations without requiring an excessive number of components has been chosen (see Section 3). It appears that the most efficient practical code stores the real parts of intermediate results in the general registers and the imaginary parts in an external RAM (or vice-versa). The sixteen Am2901 general registers are just barely sufficient for this purpose. Other arrangements do not seem to permit as much overlapping when the Am2901 is used.

Twelve-bit twos complement arithmetic is used. This gives good results with negligible roundoff error (see Section 2.5), whereas eight-bit arithmetic would probably produce excessive round off error. Also, the quantization tables (Attachment 2) seem to require a 10-bit input.

The actual coding for a typical DCF operation, a "general butterfly", is shown in Figure C-5. The values of  $x + w^{-2k}y$  and the conjugate of  $x - w^{-2k}y$  are to be computed and stored with their real parts in the Am2901 general registers and their imaginary parts in the external RAM, as x and y were stored. It is assumed that  $k \neq 4$ , since  $w^{-8} = \frac{1}{2}\sqrt{2}(1-i)$  gives a slightly simpler butterfly with  $\theta = 45^{\circ}$ . Notice that although multiplication takes two cycles, it is effectively pipelined.

AD-A072 917

DATA/WARE DEVELOPMENT INC SAN DIEGO CALIF
ADVANCED DIGITAL TV SYSTEM. (U)
FEB 79 P J ERDELSKY, R V KEELE, 6 G MURRAY
AFAL-TR-79-1006

AFAL-TR-79-TR




TABLE C-2
DCT/DPCM OPERATIONS

	DOI/DIOM OID		
	Additions	Multiplications	Total
DCT	164	54	218
Final rotations	30	61 344 6 1	91
DPCM	64	32 AIG AG	96
<b>Fotals</b>	258(228)	<u>147(86)</u>	405(314)
Fime for each	o De Baoos e C	スプロル 報名な	ADMRIGHT
operation (ns	ec)	MAR-NIE	160(207)

Operation counts for the DCT-DPCM processor.
Figures in parentheses exclude the final rotations.

Coling for a "general butterfuly", where 8 2-250, Openations

b,d in general registers
c,e in RAM

b  $\pm$  (dcos $\theta$  - esin $\theta$ )  $\rightarrow$  general registers  $\pm$ c + (dsin $\theta$  + ecos $\theta$ )  $\rightarrow$  RAM

e → MIR RAM - MIR GR → MIR, MIR → PPR d → MIR, PSR → PIR, MIR → PPR esin0 -> PIR PIR→Q, PPR→PIR, MIR→PPR esin0 → Q, dcos0 →PIR PIR -Q →Q, PPR →PIR dcose - esine → Q, dsine → PIR  $GR \rightarrow Q \rightarrow GR$ ,  $RAM \rightarrow MIR$  $b - Q \rightarrow GR, e \rightarrow MIR$ GR + Q →GR, MIR → PPR,  $b + Q \rightarrow GR$ PIR →Q, PPR→PIR  $dsin\theta \rightarrow Q$ ,  $ecos\theta \rightarrow PIR$ Q + PIR →Q, RAM →PIR Q + ecosθ →Q, c →PIR PIR + Q→RIR (RAM→MIR)  $c + Q \rightarrow RIR (e \rightarrow MIR)$ -PIR + Q→RIR, RIR→RAM  $-c +Q \rightarrow RIR, c + Q \rightarrow RAM$  $RIR \rightarrow RAM(GR \rightarrow MIR, MIR \rightarrow PPR)$  $-c +Q \rightarrow RAM, (d \rightarrow MIR)$ 

RIR: Scratchpad RAM Input Register (Fig. C-10, P. 296)
MIR: Multiplier Input Register (Fig. C-11, P. 297)
PPR: Partial Product Register (Fig. C-11, P. 297)

Coding for a "general butterfuly", where  $\theta \neq 45^{\circ}$ . Operations in parentheses are for the following butterfly, if any. The total number of cycles required is 12, with 2 overlapped with the following butterfly.

Figure C-5.

Coding such as this has also been done for other kinds of operations. The resulting operation counts are shown in Table C-3. The cycle time required to complete all operations in 65 usec is 148 nsec or less, which is within the capabilities of the proposed hardware.

#### 2.5 Accuracy

The only round off error in the DCT computations is that in products of the form x cos0 or x sin0. (The error in the DPCM computations can be assumed to be included in the quantization error.) This error is assumed to be uniformly distributed over [-1, 1], and all such errors are assumed to be independent. The variance of such an error is then 1/3. There is no roundoff error in additions or subtractions, because integer arithmetic is being used.

The number of such errors is large enough to make the central limit theorem applicable, so all variances can be added. What matters most for the purposes of this problem is the effect of such errors on the reconstructed inputs, under the assumption that the inverse DCT is exact, or at least much more accurate than the DCT.

An error in an intermediate result is an error in the discrete Fourier transform of some or all of the inputs, since that is what the intermediate result is. If the intermediate result lies at a "±" or "i" junction in Figure C-2, there is no roundoff error attributable to the butterfly. If it lies at a "4" or "-4" junction, it was computed as  $x + \frac{1}{2}\sqrt{2}(1-i)y$  or something similar, which produces variances of  $\frac{1}{3}$  in its real and imaginary parts. Otherwise, it was computed as  $x + (\cos \psi + i\sin \psi)y$ , or something similar, which produces variances of 2/3 in its real and imaginary parts. The effect of such an error on the reconstructed  $g_j$  is just an inverse discrete Fourier transform of the error. The sum of the variances of the resulting errors

TABLE C-3

DCT/DPCM PROGRAM CYCLES

and the capabilities	Cycles Operati	in one	Instanc Operati	<u>Fotal</u>	
<u>Operation</u>	Total	Overlap	<u>rotal</u>	<u>Overlap</u>	Cycles
+ in column (1)	6	0 g/3 01	16	15	51
eve as off ortale vices	3 sai	0	15	80 11	45
4,-4 elegebal sd o	9	8 911 <b>1</b> 8761	7	4	59
general butterfly	12	and 2 and	10	8	104
DPCM - B <sub>0</sub> , B <sub>16</sub>	10	0	1	0	10
rotation, DPCM-B1-B15	14	113 08	15	14	168
mder the assumption	nputs,	betourse	moose en	ne stor	437
TO THE STATE OF THE STATE OF		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		100 -	i nete

Estimate of the number of cycles required for the DCT and DPCM. The estimate is "conservative" (too large), because overlapping of cycles between consecutive operations of different kinds is not taken into account.

"" or "-" junction, it was described as x at g/2(1-1) y or

o le dell di ti . Viltostud est ot seldetudiri de rorre tito un a

or constring sigliar, which profibees variances of 2.) in its

This: + weal - x.a. bejugace as J. serwisello .erro visiting

in the reconstructed g<sub>j</sub> is, by the discrete Parseval's equation, just the variance of the error divided by the block length of the transform. The total variance of the errors in all the reconstructed g<sub>j</sub> due to all such roundoff errors due to computations in Figure C-2 is calculated in Table C-4.

Since the errors are evenly distributed among the inputs, the variance of the error in each  $g_j$  is (49/12)/32 = .1276, which is negligible.

Notice that Figure C-2 blimblestes only half of the distract

TABLE C-4
ESTIMATE OF VARIANCES

Block Length	Instances	Output		Variance in Reconstructed Input
2	16	už o do	0	nce of toe err
4	8	0	0	0
8	4	8/3	32/3	4/3
16	2	40/3	80/3	5/3
32	1	104/3	104/3	13/12
Total				49/12

Calculation of sum of variances of the errors in the reconstructed g<sub>j</sub> due to roundoff errors in the calculations in Figure C-2. Notice that Figure C-2 illustrates only half of the discrete Fourier transform outputs mentioned in the text; the other half are the conjugates of those shown.

#### SECTION III

#### BANDWIDTH REDUCTION SYSTEM HARDWARE

A microprocessor based design using the Advanced Micro Devices Am2901 bipolar microprocessor appears to offer the optimal approach to the digital implementation of the Bandwidth Reduction System. The Am2901 combined with a ROM (or RAM optional) microcontrol unit provides a flexible system whose performance cannot be matched by an MSI equivalent without sacrificing power and size. An MSI implementation of the Am2901 4-bit slice for example, could require 15-20 16-pin devices at a typical operating power of 3.6 watts. The Am2901 is a single 40 pin device with a typical power dissipation of 0.97 watts.

Seven basic elements comprise the microprocessor system which appears in Figure C-6. At the heart of the system is the microprocessor that performs the sum and difference calculations of the DCT and DPCM algorithms, stores temporary results in a 16 word dual port memory, and transfers data to different elements of the system. An additional 64 words of memory is provided by 2 64X9 RAMS to allow adequate storage for all 16 complex DCT coefficients and 32 DPCM results. A 12X12 multiplier supplies the high speed multiply capability that is imposed by real time processing and the quantizer produces the rounded and system output values of the DPCM algorithm. System I/O is accomplished through an input interface that digitizes and stores video data for processing and an output interface that converts parallel data received in a burst mode to a serial bit stream that is transmitted at one of four data rates, 200K bits/sec, 400K bits/sec, 800K bits/sec and 1600K bits/sec. DCT and DPCM algorithms will reside in the memory of the ROM (or RAM if desired for laboratory experimentation) based control unit that manages the operation of each system element.

These elements have been carefully designed and arranged to produce a system structure that can be programmed using a high degree of pipelining. Propagation delays through the various




Figure C-6. BANDWIDTH. REDUCTION SYSTEM BLOCK DIAGRAM

system elements are matched using data latches where necessary and numerous data paths are available so that parallel data transfers are possible.

To realize the full potential of this pipeline architecture programs will be coded entirely in microcode using straight line programming. Using this method a maximum number of parallel operations can occur and the inefficiencies attributable to a hierarchy of code, program branches etc. are eliminated.

## 3.1 Microprocessor and RAM

The Am2901's surrounded by the other components that make up the microprocessor element appear in Figure C-7. Three Am2901's operate in parallel to give a 12-bit word length. A "look ahead carry" generator is included to speed up arithmetic operations.

The architecture of the Am2901 4-bit slice appears in Figure C-8. It's important features include a 16 word 2 port RAM with left or right shift inputs, a temporary storage Q register with left or right shift inputs, an ALU with several sources for operands, and a three state output buffer that can select either the ALU or the 2 port RAM for output. In addition the Am2901 provides the status outputs F=0,  $F_3$ , OVR and  $C_n+4$ , the generate and propagate outputs G, P for high speed "look ahead carry" operations and bi-directional ports for multi slice right and left shift operations.

Microinstructions for the Am2901 appear in Figure C-9. Instructions include 3 basic arithmetic operations and 5 logic operations that can be performed on several combinations of the A, B, D, and Q inputs. Note that both A-D-1 and D-A-1 can be performed which is not a common feature for a standard MSI ALU like the 74181.

Direct input data to the Am2901's (Figure C-8) is routed via a 4 to 1 multiplexer to a 12-bit input register. The input





Figure C-7 BANDWIDTH REDUCTION SYSTEM MICRO-PROCESSOR ELEMENT



	MIC	RO COD	E	RA FUNC		Q-R FUNC		٧	SHIF	TER	SHIF	TER
18	7	le	Octal Code	Shift	Lord	Shift	Lord	OUTPUT	RAMO LO/RI	RAM3 LI/RO	Q0 LO/RI	Q3
L	L	L	0	-		NONE	ALU (F <sub>i</sub> )	F	×	x	X	×
L	L	н	1	-	-	-	-	F	×	×	×	×
L	н	L	2	NONE	ALU (F <sub>i</sub> )	-	-	A	×	×	×	×
L	н	н	3	NONE	ALU (F <sub>i</sub> )	-	-	F	×	×	×	×
н	L	L		LEFT (DOWN)	ALU (Fi+1)	LEFT (DOWN)	Q-REG (Q <sub>i+1</sub> )	F	Fo	IN <sub>3</sub>	ao	IN <sub>3</sub>
н	L	н	5	LEFT (DOWN)	ALU (Fi+1)	-		F	Fo	IN <sub>3</sub>	٥٥	×
н	н	L	6	RIGHT (UP)	ALU (Fi-1)	RIGHT (UP)	Q.REG (Q <sub>i-1</sub> )	F	INO	F <sub>3</sub>	INO	03
н	н	н	7	RIGHT (UP)	ALU (Fi-1)	-	-	•	INO	F <sub>3</sub>	×	a <sub>3</sub>

X = Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.

ALU Destination Control.

/	210 OCTAL	0	1	2	3	4	5	6	7
0 5 4 3	ALU	A, Q	A, B	0,0	0,8	0, A	D, A	D, Q	<b>D, O</b>
•	Cn = L R Plus S Cn = H	A+Q A+Q+1	A+8 A+8+1	Q+1	8-1	A-1	D+A D+A+1	D+Q D+Q+1	0 D+1
,	Cn = L \$ Minus R Cn = H	Q-A-1 Q-A	8-A-1 8-A	Q-1 Q	8-1 8	A-1	A-D-1 A-D	Q-D-1 Q-D	-C-1 -0
2	Cn = L R Minus S Cn = H	A-Q-1 A-Q	A-8-1 A-8	-Q-1 -Q	-8-1 -8	-A-1 -A	0-A-1	0-Q-1 0-Q	D-1 D
3	RORS	AVQ	AVB	٥	•	^	DVA	DVQ	0
•	RANDS	AAQ	AAB	0	•	۰	DAA	DAQ	•
5	A AND S	X^Q	Ans	a	•	^	5AA	δΛQ	•
•	R EX-OR S	AVQ	AVB	0	•	•	DYA	DYQ	0
,	R EX-NORS	AVG	AVE	ā		X	573	DVG	ō

<sup>+=</sup> Plus; - - Minus; V - OR; A - AND; Y - EX-OR

Source Operand and ALU Function Matrix.

Figure C-9.

register is located at the direct data inputs to assure that processing through the longest path (the Am2901) can be completed within a cycle time. The typical cycle time for this path is approximately 120 ns. Output data from the Am2901 goes directly to the other system elements.

The RAM which appears in Figure C-10 enhances the data storage capability of the Am2901. Data enters the RAM via a 2 input multiplexer to an input register which is required since two clock cycles are needed to compute and store data in RAM.

The RAM is organized, using 2 devices, as 64 words by 18 bits. While 18 bits is too large, 12 16X4 RAMS or 3 256X4 RAMS would be required to provide the equivalent storage of the 2 64X9 devices.

## 3.2 12X12 Multiplier

The 12X12 multiplier of Figure C-11 is implemented with eighteen Am2505 two's complement multipliers and five 4-bit "carry look ahead" adders. The multiplier is configured as two 6X12 multipliers with an adder to produce a final 12 bit truncated product. Propagation delays, through the multiplier, in this configuration are much less than those obtained by a straight forward single 12X12 configuration without adders.

The multiplier requires two cycles to generate a product. During cycle 1 the multiplicand enters the multiplier via a 2 to 1 multiplexer and is held in the input register. The second operand, the multiplier, is supplied by the control unit and held stable by the control word latch. During the second cycle the two partial products are held by the partial product register and the final product is computed.





Figure C-10. BANDWIDTH REDUCTION SYSTEM
DATA STORAGE ELEMENT



## 3.3 Quantizer

The quantizer that appears in Figure C-11 is a 2.5KX16 ROM look up table that accepts a 10 bit (in two's complement representation) input which is used as an address to look up a 0-10 bit rounded value (see Section 2.3) and a 0-6 bit system output value according to the quantization schemes that appear in Attachment 2. The particular quantization scheme that is used will be selected by a 3 bit number received from the control unit.

An alternative to the 2.5K look up table is a two stage quantizer where the boundries are first found in a 1024X8 ROM and then the quantized outputs are selected from 256X16 ROM. This method was rejected on the basis of speed, however it deserves attention before a final configuration is selected. Also, the use of a programmable Logic Array (PLA) was considered, however one of the correct size and speed is not currently available. Use of a PLA would realize a large reduction in memory and therefore should again be considered. For example, in a two stage quantizer the two 512X8 ROMS needed to find the quantizer boundries could be replaced by a single 128 product term PLA.

## 3.4 I/O Interfaces

The input interface of Figure C-12 digitizes video data in proper system synchronization and stores it in a First-In-First-Out (FIFO) memory for processing. Synchronization is maintained by counters and comparators that assure 1/8 of a TV line is sampled each horizontal sweep and that each 1/8 of a line contains 32 pixel samples.

The output interface accepts parallel data in high rate bursts from the quantizer and converts it to a serial bit stream for output at 200, 400, 800, or 1600K bits/sec. Output data from the quantizer along with a 3 bit value representing the number of output data bits are stored in a FIFO. As demanded by the serial data rate output data is clocked from the FIFO into a




Figure C-12. BAND WIDTH REDUCTION SYSTEM INPUT INTERFACE




Figure C-13. BANDWIDTH REDUCTION SYSTEM OUTPUT INTERFACE

parallel in serial out shift register. The bit count is loaded into a counter that is decremented each time a serial bit is clocked out. When the counter reaches zero the next set of parallel data is requested from the FIFO.

## 3.5 Micro Control Unit

As previously stated the micro control unit of Figure C-14 is a pipelined memory based system that controls all system elements. Algorithms implemented with this system will be contained in the microcontrol memory.

The control memory may be either ROM for production applications or RAM to facilitate laboratory investigations. RAM memory can be loaded by use of the external (EXT) controls and data lines indicated.

A 12 bit counter provides addressing to the control memory during system operation and the system clock increments the address and synchronizes the system. A single bit from the control memory via the control word registers signals the end of a micro program and returns the system to the start of the program.




Figure C-14. BANDWIDTH REDUCTION SYSTEM MICROCONTROL UNIT

#### ATTACHMENT 1 TO APPENDIX C

#### DIRECT CALCULATION OF FFT'S WITH REAL INPUTS

Suppose  $a_0$ ,  $a_1$ , ...,  $a_{4N-1}$  are real,  $w=\exp(\frac{1}{2}\pi i/N)$  and

$$A_k = \sum_{j=0}^{4N-1} a_j w^{-jk}, k = 0, 1, ..., N-1$$

Then since  $w^{4N} = 1$ 

$$A_{4N-k} = \sum_{j=0}^{4N-1} a_j w^{-4jN} w^{jk}$$

$$= \sum_{j=0}^{4N-1} a_j w^{jk} = \overline{A}_k$$

Since the entire FFT output can easily be reconstructed from this rule and the values of  $A_0$ ,  $A_1$ , ...,  $A_{2N}$ , only these values will be computed. It is easily shown that  $A_0$  and  $A_{2N}$  are real, so these values can be conveniently stored in 4N cells as follows:

The usual FFT decimation is

$$A_{k} = B_{k} + w^{-k}C_{k}, \quad k = 0, 1, ..., 2N-1$$

$$A_{k+2N} = B_{k}^{-w^{-k}} C_{k}, \quad k = 0, 1, ..., 2N-1$$

$$B_{k} = \sum_{j=0}^{2N-1} a_{2j} w^{-2jk}, \quad k = 0, 1, ..., 2N-1$$

$$C_{k} = \sum_{j=0}^{2N-1} a_{2j+1} w^{-2jk}, \quad k = 0, 1, ..., 2N-1$$

Since  ${\bf B_k}$  and  ${\bf C_k}$  are also DFF's with real inputs,  ${\bf B_0},~{\bf B_N},~{\bf C_0}$  and  ${\bf C_N}$  are real and

$$B_{2N-k} = \overline{B}_k$$
,  $C_{2N-k} = \overline{C}_k$ 

Then since  $w^{2N} = -1$ ,

$$A_{2N-k} = B_{2N-k} + w^{k}w^{-2N} C_{2N-k}$$
$$= \overline{B}_{k} - w^{k} \overline{C}_{k}$$

$$\overline{A}_{2N-k} = B_k - w^{-k} C_k$$

and  $A_0$ ,  $A_1$ , ...,  $A_{2N}$  can be expressed in terms of  $B_0$ ,  $B_1$ , ...,  $B_N$ ,  $C_0$ ,  $C_1$ , ...,  $C_N$  by

Aller & Indian and Annual

$$A_0 = B_0 + C_0, A_{2N} = B_0 - C_0$$

$$A_N = B_N - iC_N$$

$$A_k = B_k + w^{-k} C_k$$
,  $k = 1, 2, ..., N-1$ 

$$\bar{A}_{2N-k} = B_k - w^{-k} C_k, \quad k = 1, 2, ..., N-1$$

If N is even, the same procedure can be used to compute  $B_k$  and  $C_k$ . If N =  $2^n$ , the process can be repeated until trivial FFT's of block length 1 are reached. It can be shown that this process requires 2N(3n+1)+4 real additions and 2N(2n-3)+6 real multiplications, respectively, when  $n \ge 1$ .

The usual method of channel separation requires the same number of multiplications but slightly more additions and substantially more storage, since two transforms must be done at the same time.

## ATTACHMENT 2 TO APPENDIX C

# QUANTIZER VALUES

# Quantizer Positive Values for 64 levels

Quantizan	Ouenties	Dna nami ++-	0			
Quantizer Bound	Quantizer Value	Fransmitte Bits	a			
0 10000						
2 01000	1	000000		85	81	010111
4 11000	3	000001		94	89	011000
6 00100	5	000010		103	98	011001
	7	000011		114	108	011010
	9	000100			121	011011
10 01100	11	000101		128	137	011100
13 11100	14	000110		146	158	011101
15 00010	16	000111		171	190	011110
18	19	001000		213	275	011111
20	21	001001				
23	24	001010				
26						
29	27	001011				
32	30	001100				
35	33	001101				
39	37	001110				
43	41	001111				
47	45	010000				
	49	010001				
51	53	010010				
55	57	010011				
60	63	010100				
66	69	010101				
72	75	010110				
78		020220				

DPCM Quantizer Values

Quantizer Positive Values For 32 Levels

Quantizer Bound	Qı	vantiz Value	er	Transmitted Bits
0		2		00000
4		6		00001
8				
13		10		00010
18		15		00011
		20		00100
23		26		00101
29				00110
35		32		
43		39		00111
		47		01000
51		55		01001
60		66		01010
72				
85		78		01011
		94		01100
103		115		01101
128		147		01110
171				
	011100	233		01111

DPCM Quantizer Values - (Continued)

Quantizer Positive Values For 16 Levels

Quantizer Bound	Quantizer Value	Fransmitted Bits
0	Style deliges for	
8	4	0000
	13	0001
16	23	0010
29	36	0011
43	90	0011
60	51	0100
	72	0101
85	104	0110
128	104	0110
	190	0111

Quantizer Positive Values For 8 Levels

Quantizer Bound	Quantizer Value	Fransmitted Bits
0		
18	9	000
	30	001
43	62	010
85		010
	147	011

DPCM Quantizer Values - (Continued)

Quantizer Positive Values For 4 Levels

Quantizer Bound	Quantizer Value	Transmitted Bits
0		
li a	19	00
43	105	01

# Quantizer Positive Values For 2 Levels

Quantizer	Quantizer	Fransmitted
Bound	Value	Bits
0	62	0

DPCM Quantizer Values - (Continued)

APPENDIX D

# Presented at the 1977 National Telecommunications Conference

#### DIGITAL TV MICROPROCESSOR SYSTEM

Ronald A. Belt USAF Avionics Lab Wright-Patterson AFB Richard V. Keele G. Graham Murray Data/Ware Development San Diego, California

#### Abstract

Employing a sophisticated data compression algorithm, the laboratory version of a digital TV system which exploits the power of off-the-shelf microprocessor chips has been designed and placed in operation. TV images are treated as 256 lines of 256 pixels (picture elements), the TV camera video being converted to 6 bits of accuracy. Frame slow down by a factor of 8 combined with the Discrete Cosine Transform (DCT) along a TV line and Differential Pulse Code Modulation (DPCM) line to line can reduce the data rate to as low as 200 kbps. At the receiving site the inverse transformations are performed to recover the image, which is stabilized in a digital Frame Store Memory (FSM) during conversion back to analog for display on the TV monitor.

#### Introduction

Under USAF sponsorship\* a laboratory system has been developed for the evaluation of digital TV transmission systems, as illustrated in Figure 1. Such a system could be employed for the communication of TV signals from a Remotely Piloted Vehicle or Spacecraft to a ground station. Rather than assembling the rather limited configuration of Figure 1, a much more powerful, general-purpose system was placed in operation. As shown in Figure 2, it replaces the modems with the UNIBUS of the PDP-11 minicomputerat the same time permitting the minicomputer to have control over all the subsystems and the mode of operation.

The two key elements are the microprocessors which are 12-bit units assembled from the Schottky TTL Am 2901 4-bit-slice microprocessor chips. Capable of performing any arithmetic or logical operation (including multiply) in 150 ns. each Model 1240 microprocessor runs under microprogram control from a 48-bit wide RAM microstore to which the PDP-11 has direct access.

Because the system is entirely microcoded, it can serve to study any of a wide variety of compression algorithms. The initial one demonstrated is that due to Habibi, sometimes called a hybrid technique because it is a combination DCT/DPCM. It has been shown by simulation to give performance close to the optimum of the Karhunen-Loeve transform. It should be noted that the

\*Contract F33601-76-90528

system can just as readily enhance images as compress them. The microprocessors can be programmed to perform any desired 1-D or 2-D enhancement algorithm, the system having been designed to permit this. Medical image processing is a definite possibility with this configuration.

#### System Operation

It was convenient to place all the system elements on the UNIBUS to permit flexibility of operation. In the PDP-11 any two devices attached to the UNIBUS (including the CPU and high-speed memory) can communicate, provided that one acts as Bus Master and the other as Bus Slave. The CPU is always a Master and memory a Slave. The Model 1240 system makes the TV Camera a Slave, but the Frame Store Memory and the microprocessors can be either Masters or Slaves.

The UNIBUS permits a maximum rate of transfer of 2.5 megawords (5.0 megabytes) per sec. This is sufficient to allow sending the 256 pixels of a TV line from the camera to any destination in the available 63.5 microseconds. In particular, an entire field of 256x256 pixels can be transferred to the 65,536 byte FSM.

One mode which is quite important is that in which a "stripe" 32 pixels wide and 256 lines deep is transmitted during a field time. This is an 8 to 1 field slow down which gives acceptable results at the ground station in typical airborne applications. The stripes are processed from left to right, each stripe being updated at a 7.5 times a second rate.

When the system is in the stripe mode, 32 pixels from each line are sent to the first microprocessor which performs the DCT/DPCM computation on the entire stripe. Note that a 32-point DCT computation, followed by the DPCM, must be executed by the microprocessor in 63.5 microseconds or less. Employing an algorithm for the DCT superior to any published which is due to P. J. Erdelsky and G. G. Murray of Data/Ware, the DCT can be computed with 194 additions and 115 multiplications. With its pipelined architecture and fast 150 ns microinstruction time, the Model 1240 microprocessor is able to perform these computations in the allocated time.

The second microprocessor, which simulates the ground station, must carry out the inverse transformations in order to recover the image. The data compression achieved results from the DPCM process, which is the last step at the transmitting site. At the ground station the inverse DPCM is the first operation.

After the DCT step during encoding, the DPCM compares the frequency domain coefficients of one TV line segment with those on the succeeding line. A difference is formed for each coefficient which serves as input to a quantizer table. Depending upon the amount of compression desired, the code word from the quantizer can vary from 0 bits to perhaps 4 bits. One output from the quantizer is a rounded value of the difference, which when added to the value of the coefficient on the preceding line produces the estimate for the present line. The second output is the code word, which is in a one-to-one relationship with the rounded (quantized) value and is transmitted to the ground station.

Depending upon the contents of the quantizer, the overall bit rate can vary from 1,600,000 bps to 200,000 bps, the latter corresponding to less than 0.5 bits per pixel. There is of course noticeable degradation at lower bit rates, but the quality is adequate for many applications where fine detail is not needed.

As implemented, there are 312 clock pulses during each TV line -- 256 during the active time of 52.1 microseconds and 56 during the 11.4 microsecond retrace time. When in the stripe mode, the second microprocessor must update the FSM with 32 new pixels during each line time. This can conveniently be carried out during retrace time when it will not disturb the readout of the FSM as it updates the TV monitor.

#### Compression Algorithm

With the hybrid DCT/DPCM compression scheme, it is the DCT step which by far is the more difficult. A transform on 32 pixels must be carried out in less than 64 microseconds. In addition, formulations of the DCT computational algorithm in the literature suggest in essence that a double-length Fast Fourier Transform (FFT) be performed. Let  $g_0, g_1, \dots, g_{31}$  be the pixel greyscale values from one stripe of a TV line. The DCT is defined as

$$G_k = 2\sum_{j=0}^{31} g_j \cos \left[ (j+\frac{1}{2})k\theta \right]$$
 (1)  
k=0, 1, ..., 31

where  $\theta = 2\pi/64$ . By combining complex conjugate terms,

$$G_k = w^{-\frac{1}{2}k} \sum_{j=0}^{63} a_j w^{-jk}$$
 (2)

where  $w = e^{i\theta}$ , i is the square root of -1, and

$$a_j = \begin{cases} \varepsilon_j & \text{if } j \leq 31\\ \varepsilon_{63-j} & \text{if } j \geq 32 \end{cases}$$

The literature suggests this formulation:

$$A_{k} = \sum_{j=0}^{63} a_{j} w^{-jk}$$
 (3)

Then

$$G_{k} = w^{-\frac{1}{2}k} A_{k} \tag{4}$$

where this last step is referred to as the final rotation. Note that equation (3) is the double-length FFT referred to above.

The new algorithm for the DCT performs the computation in two steps also. The first is a single-length, FFT-like computation in which quantities  $\mathbf{B_k}$  are derived. This is illustrated in Figure 3, which identifies the four types of "butterfly" calculations required. A rotation is next carried out. After the rotation step, the  $\mathbf{G_k}$  are available for input to the DPCM computation.

The DPCM step involves DCT coefficients from successive lines within a stripe. The notation is that  $\mathsf{G}_k^{(n)}$  is the kth coefficient for the nth line. A difference, x, is formed between the present coefficient and the corresponding one from the preceding line -- attenuated by a factor  $\sim$  between 0 and 1.

The difference, x, is used as the input to the quantizer, whose output depends upon x and upon k (the frequency of the coefficient). O(x) is the code word sent to the receiving site, and R(x) is the rounded value of the difference. The smoothed estimate of the kth coefficient is given by

$$\overline{G}_{k}^{(n)} = R(x) + \alpha \overline{G}_{k}^{(n-1)}$$
 (5)

where

$$x = G_k^{(n)} - \alpha \overline{G}_k^{(n-1)}$$
 (6)

The starting value of  $\overline{\mathbb{G}}_k^{(n-1)}$  is not important because  $\infty$  is less than 1 so that the initial value is attenuated to zero eventually.

#### System Implementation

Each major subsystem is interfaced to the UNIBUS via a plug-in card so that the various key registers of the subsystem appear as high-speed (core) memory locations to the PDP-11 CPU. This means that the PDP-11 can directly modify the control store contents within each microprocessor and interrogate or modify various registers. Thus the microprocessor is controlled not by a front panel but rather by an operating system within the PDP-11 computer. Additional registers within the interface card itself establish the overall mode of operation. Each microprocessor can be set up to act as Bus Master or Bus Slave. Typically the first microprocessor will act as Master in fetching pixels from the TV camera and in sending DCT/DPCM "coefficients" to the second microprocessor.

This requires the second microprocessor to be commanded to accept coefficients as a Slave but to send the recovered pixels to the FSM as a Master.

Another possibility is for the first microprocessor to send the coefficients to the core memory of the PDP-11, from which the second microprocessor can fetch them. This is convenient for 2-D work in which the first microprocessor performs the horizontal DCT, Fourier, Hadamard, or Haar transform, and the second microprocessor performs the vertical transform. The coefficients can now be manipulated by the PDP-11 either for enhancement or for redundancy reduction. This would be followed by the inverse transforms. Implied in the above is the ability of the microprocessor interface card to carry out "corner-turned" addressing of core memory when required for 2-D work.

Because the PDF-11 has access to the interface cards, it controls completely the mode of operation. The end of each field time is signalled to the PDF-11 as an interrupt. During vertical retrace time the CPU can set up the desired processing for the next field. For example, the CPU must change the stripe by incrementing various registers in the interface cards.

The FSM is regarded by the PDP-11 as a 32.768 word memory to which it has access as 8 pages, each of 4,096 words. This makes it quite convenient for the CPU to interrogate and manipulate pixels within the FSM. Conversely, it was mentioned above that the microprocessors can access the PDP-11 core memory, which greatly reduces the need for transferring blocks of data within the system.

As previously noted, the system can capture an entire TV field rather than operating in the stripe mode. This would permit avoiding the problem of edge effects from assembling 8 stripes into a single picture. Also, provision has been made for adding a second FSM. This would simulate a mode of operation in which the transmitting site seizes a field before compressing it.

In an actual application, the transmitting site would have to send a synchronizing signal. For laboratory work the synchronization is provided by a Fairchild 3262A sync generator chip whose outputs are fed to the camera and monitor. Through the use of FIFO memories for both input and output, the microprocessors can run independently from the synchronizing signals. When the input FIFO is empty or the output FIFO full, the microprocessor suspends operation.

Although it clearly results in a processing slow-down, it is possible to operate the system with a single microprocessor which will both compress the data and expand it. It is necessary to bring the field directly from the camera to the FSM. This data is then read out to the microprocessor for compression, followed by expansion. The processed pixels are then stored back in the FSM for viewing. When done dynamically with a single FSM, the TV monitor alternately shows the original pixels and the processed

pixels unless the system has two FSM's. In the latter case the original TV images and the processed images could be viewed side by side.

#### Model 1240 Microprocessor

The microprocessor has been carefully designed for optimum performance in signal processing applications, especially those involving the Fourier Transform or the DCT. The three Am 2901 chips facilitate addition, subtraction, and logical operations. Figure 4 shows the architecture of the Model 1240, revealing a separate multiplier array, RAM Scratch Pad Memory of 64 words, and Quantizer Tables for the DPCM computation. Within the 48-bit microinstruction is a 12-bit operand field which can store sine/cosine values needed for the transform.

A pipeline architecture permits the execution of microinstructions in 150 ns with literally no overhead. For example, the general butterfly computation of the FFT requires 4 multiplies and 6 additions. exclusive of data fetches, stores, etc. The Model 1240 is able to perform the butterfly in exactly 10 microinstructions, including all fetches and stores. Parallel operations along with pipelining permits this. The coding is all in line in order to avoid wasted time on looping, testing, etc. The organization within the Am 2901 chip itself is very conducive to efficient computing. The availability of the 16 general registers plus the Q register is quite important. These are supplemented by the 64 words of RAM Scratch Pad Memory which is organized so that the Model 1240 never has to wait to fetch words or to store them. Fields within the 48-bit microinstruction are able to anticipate the demand for data and the need to store it so that memory operations are always overlapped with productive arithmetic ones.

In the organization of the Am 2901 two operands (either two general registers or a general register and externally supplied word) are combined with the result being stored in a general register. A word can be outputted in parallel with the preceding if desired. From Figure 4, the D register is the means of supplying the external word from any of several sources, and it can be seen that the Am 2901 output can be directed to any of several destinations.

To assist the programmer in writing code, a source language has been defined for input to a cross-assembler written for the PDP-11. Each line of source language generates at most one microinstruction. Lines typically contain several phrases, some examples of which are as follows: r op s  $\rightarrow$  dest, S  $\rightarrow$  Sn, D  $\rightarrow$  Tn. Sn  $\rightarrow$  D, nnnn X M, nnnn  $\rightarrow$  D, JUMP. The interpretations are: combine the operands r and s (which may be in general registers), load the contents of register S into Scratch Pad Memory location n, load the contents of the D register into Quantizer Table location n, load Scratch Pad Memory location n into the D register, multiply the contents of register M by the operand field within the microinstruction, load the operand field into the

D register, and jump to either 0000 or the breakpoint.

In the phrase, "r op s", op refers to one of the Am 2901 operations: +, -, OR, AND, CAND, XOR or NXOR: "dest" refers to one of the destinations: R<sub>n</sub>, Q, R<sub>n</sub> SHIFTED, S, T, M, LOUT or ROUT: and r and s are one of the permitted combinations.

E S Q Q Q Rn D Q Q D Rn Q Q Rn Q Q Rn Rn Rn Rn Rn Rn Rn Rn Rn

 $R_{\rm n}$  is one of the Am 2901's general registers, Q is the extension register, S is the Scratch Pad Register, T is the input Register to the Quantizer Table, M holds the multiplier, and LOUT and ROUT are the two output FIFO's (left and right).

Source language for the Model 1240 Microassembler is in ASCII format, typically from paper tape. Nulls, line feeds and rubouts are ignored, and the carriage return is used as a line terminator.

Each line of source language generates at most one microinstruction, and must not be any longer than 46 characters (not counting the carriage return that terminates it). Phrases, as illustrated above, are made up of "items", such as R, Q, D, OR, AND, etc., from a list of permitted items. Items must be in a particular order, but phrases may appear in any order.

Items should be separated by one or more spaces, but spaces are not required before or after non-alphanumeric characters. Phrases may be separated by spaces and/or commas. (Spaces and commas are generally ignored except as item terminators.)

Almost any ASCII string enclosed in parentheses is treated as a comment. It will appear in the assembler listing but will not affect the assembly otherwise. Comments may be placed anywhere except inside items. A comment at the end of a line does not need a right parenthesis, and comments may not contain carriage returns or right parentheses.

The microinstruction, consisting of 48 bits, can be loaded from the host minicomputer as three 16-bit words. Microstore is organized in the laboratory model as up to four cards, each of 1.024 microinstructions. As remarked above, however, the total DCT/DPCM program requires less than 512 microinstructions.

Each microinstruction is organized into 14 fields, numbered in octal. Fields consists of the following:

01 Causes writing to Scratch Pad 02 Scratch Pad Memory Address 03 Not used

04 Am 2901 A address 05 Am 2901 B address

06 Carry In

07 Am 2901 function

10 Control of loading D Reg 11 Am 2901 Source Operand 12 Am 2901 Destination Control 13 Control of Am 2901 output 14 Loads Multiplier from RAM

15 Selects Quantization Table

16 12-bit Operand

With the above logical organization the programmer can arrange so that operands are always available when needed, either from Scratch Pad, general registers, or the input FIFO's. Furthermore, addition and multiplication can be overlapped. Field 16 provides a 12-bit twos complement number by which the contents of the M register are multiplied. Multiplication is performed in two stages—first two partial products are formed by carrying out two 6x12 multiplications in parallel and then on the next clock cycle the two partial products are added. The sum is available for loading into the D register. Alternatively, Field 16 can be loaded directly into the D register.

#### Future Directions

Although it has been pointed out that the configuration of Figure 2, as well as the modified one-microprocessor system, would permit conducting many types of imagery studies, including enhancement, the original impetus for the project was developing low-cost TV compression hardware for Remotely Piloted Vehicles. Therefore, emphasis was placed on the utilization of off-the-shelf LSI circuitry. This goal has been successfully achieved although the hardware has not been repackaged in hybrid form to achieve the desired small size.

There is one problem which has yet to be addressed — the power consumption of Schottky TTL. It is in this respect that the present design has a deficiency since it requires around 60 watts. What is needed is a CMOS (preferably SOS) version of the Am 2901. Several companies appear to be active in this field fortunately. Thus the design would have to be modified from TTL to CMOS, which would not be a major undertaking. At the same time it would be desirable to reduce the word length of the microprocessor, at least the airborne one, from 12 bits to 8 bits, which would reflect into further hardware and power savings.

One of the important achievements in the present design was the discovery of a totally new DCT algorithm. much more efficient than those previously employed. It appears, however, that there exist possible further improvements to the algorithm which would reduce the required computations without much effect on image quality. This too would have a favorable impact on the hardware.

#### Summary

It has been shown that it is feasible to combine 4-bit Schottky TTL microprocessor chips into a 12-bit processor capable of compress-

ing TV signals sufficiently to achieve data rates as low as 200 kbps. The algorithm initially demonstrated is the Discrete Cosine Transform followed by Differential Pulse Code Modulation. A laboratory model in which Code Modulation. A laboratory model in which the two microprocessors corresponding to the transmitting and receiving sites are controlled by a PDP-11 minicomputer has been designed and placed in operation. See Figure 5 which shows the imagery system mounted in a relay rack. With this laboratory system it is possible to simulate a complete imagery transmission link, whether it is one using the DCT/DPCM algorithm or one using another compression technique. A very powerful algorithm for the DCT has been demonstrated. For the ultimate in low-power consumption the

present TTL design would be replaced with CMOS. Based upon new developments in CMOS ISI devices, including 4-bit slice architectures, this appears quite practical.

#### References

- Habibi', A., "Hybrid Coding of Pictorial Data", <u>IFFE Trans Comm</u>, vol COM-22, pp. 614-624, May. 74.

  Ahmed, N. et al, "Discrete Cosine Transform", <u>IFFE Trans Computers</u>, vol C-23, pp. 90-93, Jan, 74.

  Murray, G. G., "Digital TV Microprocessor System", <u>Proceedings of SPIE Conference</u>, vol 119, Aug. 77.




Figure 1 System Block Diagram




Figure 2 Laboratory System Block Diagram




Figure 3 DCT Algorithm




Figure 4 Model 1240 Microprocessor



Figure 5 Laboratory System Photograph

APPENDIX E

APPLICATIONS

of the

DIGITAL VIDEO PROCESSOR

T-116-1073

1 Storing Images
2 FSM as PDP-11 Memory

4.1 Fast Fourier Transform

4.3 Voice Processing

4.5 "Floating Point" Processous 6.6 Sorting

Summary

SELEAT TO TELL

E-2. Configuration D System Block Diagram

November, 1976

PROCEDING PAGE NOT PILMED

# TABLE OF CONTENTS

SECTIO	N	PAGE
I.	Introduction	319
II.	Imagery Applications	320
	2.1 Configuration C	320
	2.2 Configuration D	321
	2.3 Optional Modes	322
	2.4 Three-Dimensional Processing	322
	2.5 Image Enhancement	324
	2.6 Playback of Reconnaissance Film	324
	2.7 FLIR and IR Imagery	324
	2.8 Pattern Recognition	325
III.	Frame Store Memory Utilization	325
	3.1 Storing Images	326
	3.2 FSM as PDP-11 Memory	326
IV.	Other Advanced Applications	327
	4.1 Fast Fourier Transform	327
	4.2 Modems and Communications	327
	4.3 Voice Processing	328
	4.4 Encoding/Decoding	328
	4.5 Floating Point Processor	328
	4.6 Sorting	328
v.	Summary	
	LIST OF TABLES	
TABLE		
E-1.	Configuration C System Block Diagram	329
E-2.	Configuration D System Block Diagram	330

#### SECTION I

#### INTRODUCTION

The digital video processor, Model D/W 1240, to be delivered to the AFAL early in 1977 is a powerful microprogrammed system which can be put to many uses. It will be accompanied by a FORTRAN cross-assembler to permit writing additional microinstruction programs for future applications. The microstore, proposed to include 512 microinstructions in RAM, can readily be expanded to 4096 by plug-in cards. Also the microprocessor which is the heart of the digital video processor has been designed so that the PDP-11 can readily control it, either loading or reading out certain of the microprocessor internal registers.

The principal application intended is image processing, in particular data compression by means of the Discrete Cosine Transform/Differential Pulse Code Modulation which experts in the field believe is near optimum in TV work. The microprocessor is a powerful design featuring the Advanced Micro Devices Am29014-bit Schottky TTL chip, which is fast becoming an industry standard. However, because it is microprogrammed, this device can be employed for all the familiar transforms used in image processing, such as the Hadamard-Walsh or straight DPCM.

But there is no restriction implied in the utilization of the Model D/W 1240. It represents a high-speed attachment to a mini-computer and hence can be programmed to process sonar or radar or FLIR data. Its main advantage is high-speed as it outruns the typical minicomputer by a factor of 20 or so in speed. Other possible applications include image enhancement, communications, encoding/decoding, pattern recognition, high-speed sorting, etc. Thus although the system has great value simply as a prototype for future Remotely Piloted Vehicle imagery applications, it also has other equally interesting applications.

#### SECTION II

#### IMAGERY APPLICATIONS

In the evolution of the digital video processor, two earlier configurations were judged to be inferior to that of Fig. E-1 -- Configuration C, which features both the Frame Store Memory and the TV Camera being accessible from the UNIBUS. The controller would be a PDP-11 minicomputer.

#### 2.1 Configuration C

The system depicted in Fig. E-1 is capable of processing a vertical stripe 32 pixels wide in a single field time. The 32-pixel line is processed by the cosine transform (DCT), and then the coefficients from line to line are differentially encoded by means of the DPCM. This can result in data rates from the Remotely Piloted Vehicle in the range of 1600 down to 200 Kbps, which are well suited to spread spectrum communications with high processing gain to resist jamming.

Since an actual system would require two microprocessors -- one in the RPV and one on the ground -- Configuration C must make double use of the single microprocessor. This would be accomplished as follows. An entire field would be captured from the TV Camera and moved into the Frame Store Memory (FSM) along the UNIBUS. Then the microprocessor (assuming 1024 words of microstore) would hold both the forward DCT/DPCM and the inverse DCT-1/DPCM-1 transforms in microstore. It would then perform both the forward and the inverse transform on each line of 32 pixels transferred in and out from the FSM. When the entire field of 256x256 pixels was transformed in both directions, the original image on the Monitor would be replaced by the transformed and hence degraded image.

Note, however, that there is a 2-to-1 slow-down when a single microprocessor is employed. Since it takes two line times (2x 65 usec) to process a 32-pixel group in both the forward and inverse direction, the slow-down in field processing is from 60/8 to 60/16 per second. But semetimes this may not be acceptable.

### 2.2 Configuration D

In order to overcome the speed limitation of Configuration C, it is possible to add a second microprocessor, as shown in Fig. E-2. This configuration is a more accurate representation of an actual RPV application in which the two units on the left in Fig. E-2 represent airborne equipment and the two on the right, ground equipment. It is planned to design the Bus Interface Card of the microprocessor so that it can act both as Slave and Master. The first microprocessor (the one on the left) will fetch 32 pixels, packed into 16 words, either directly from the TV Camera buffer or from the FSM -- depending on the mode of operation selected by the Operator. After the first microprocessor performs the DCT and DPCM on this data, it is stored as 32 coefficients packed two per word, in its Output Buffer.

The second microprocessor will next act as Master and treating the first microprocessor as Slave will fetch the 32 coefficients. The inverse DCT and inverse DPCM operations will then be carried out. The reconstructed 32 pixels will be available in the Output Buffer. Again acting as Master the second microprocessor will store these pixels in the FSM for display.

Whereas in Configuration C it is necessary to first capture an entire field in a FSM so as to permit the single microprocessor to compress and expand the data in a slowed-down mode, with Configuration D this is not necessary. Data can be accessed directly from the TV Camera by the first microprocessor. This data, after processing, is passed to the second microprocessor. Finally it is moved to the FSM. This is equivalent to the moving of 16 16-bit words three times, or 48 word transfers during a line time of 65 usec. Even at 500 nsec per transfer, this would take only 24 usec. It should be noted that the microprocessor is computing as the data is being moved so that it has a full 65 usec either to compress or to expand the data.

The Controller always gives the first microprocessor a 65 usec headstart over the second one. Thus there is compressed data waiting for the second microprocessor when it is started.

latter is used, then it would reduce the securit of PEN available

# 2.3 Optional Modes

Certain optional imagery processing modes are possible. Included are the following, among others:

- 1. Hadamard-Walsh Transform combined with DPCM -- The Hadamard-Walsh Transform is actually simpler to implement than the Fast Fourier Transform or the DCT since no multiplications are involved.
- 2. Haar Transform -- This transform should also be capable of being performed since it has a rather simple algorithm.
- 3. Straight DPCM/DPCM -- Either single dimension or 2-dimensional DPCM can be employed.
- 4. Fast Fourier Transform -- This transform can also be used. Data/Ware has an excellent algorithm for applying the FFT to all-real input data.

# 2.4 Three-Dimensional Processing

Three-dimensional processing is extremely important since it offers the advantage of more powerful compression. One such scheme would require a 2-D DCT on each field followed by DPCM from field to field. In order to carry out such processing, an additional memory is needed in order to store the "coefficients from the preceding frame". Then the coefficients obtained by the DCT/DCT on the present frame can be differenced with those from the preceding frame.

Ideally there would be three PSM's in the system. The first would capture an entire field. The second would store the coefficients from the preceding frame. The third would refresh the Monitor. But for experimentation purposes three PSM's would not be required. With some ingenuity it should be possible to make do with core memory or with a small portion of the PSM. If the latter is used, then it would reduce the amount of PSM available for refreshing the Monitor. Hence only 1/2 of a normal picture from the TV might be seen. This might be sufficient for purposes of experimentation.

Three-dimensional processing requires "corner turning" in order to carry out the vertical DCT. After the horizontal DCT is performed on 32 pixels, the coefficients must be stored in a memory. The microprocessor is then able to address this memory and read out the data in blocks of 32 vertical pixels so as to do the second DCT. Hence there is need for 32x256 pixels or 4096 words which pack 2 coefficients per word. In doing 2-D transforms, it seems preferable to store one coefficient per 16-bit memory location. Thus there is need for 8192 memory locations.

Another requirement is for 256x256 memory locations for the coefficients of the preceding field. The compromise suggested would use half of the FSM for coefficient storage from the preceding frame. In addition 4096 words of core memory could be used for corner turning half of a stripe. A stripe would first be processed as a horizontal DCT and its coefficients would be stored in core memory. Next the vertical DCT would be carried out. Following that, the DPCM would be done with coefficients from the preceding frame stored in one half of the FSM. Then the inverse transforms are performed.

The final pixels to be displayed require that the inverse DPCM be done, which involves the present DCT/DCT coefficients and those of the preceding frame. Next the vertical inverse DCT is done -- still using the 4096 word working area in memory. Finally the horizontal inverse DCT is carried out and the pixels that result are sent to the FSM for normal display. Since half of the FSM (or even more) must be used for coefficient storage, the picture displayed must be a partial picture.

If in processing a stripe, only the top half of the TV picture is to be displayed and the lower half of FSM used for storing the preceding frame coefficients, then the core memory location for corner turning need only store 4096 coefficients rather than 8192. In essence the problem has been cut in half. Thus two microprocessors doing twice the work (horizontal followed by vertical DCT's) on half the data should be able to keep up.

### 2.5 Image Enhancement

Image enhancement can be achieved in several ways, and only one will be discussed here. An image, perhaps a reconnaissance photograph or a medical X-ray, is scanned. First a horizontal transform (DCT or FFT) is performed over 32 pixels, and this is followed by a vertical DCT or FFT. At this moment, 2-D coefficients are available. The PDP-11 controller can then manipulate these "frequency" coefficients to achieve some purpose. To reduce noise in a picture, the high-frequency coefficients can be set to zero; to enhance edges the high-frequency coefficients are increased in amplitude. If the picture is not pleasing to the eye because the distribution of gray scale values is too limited, they can be stretched to cover a wider range. After this manipulation, the inverse transforms are performed and the enhanced picture is recovered.

# 2.6 Playback of Reconnaissance Film

A technique which has been employed at NUC is to take a film taken from an aircraft and run it through a projector, which perhaps has been slowed down. The TV Camera and the projector are placed "face to face" through a tube. Thus the TV Camera now appears to be mounted in the aircraft. Real time processing can be carried out with very realistic results.

It is possible to experiment with different compression ratios, with different DPCM quantization, with modified algorithms, etc. As this is done, the reconstructed images on the Monitor can be examined. Clearly, such a set-up can be used to train operators and to obtain useful operational training in a laboratory environment.

# 2.7 FLIR and IR Imagery

Although the system has been described for TV processing, there is no reason why it cannot be adapted to FLIR and IR imagery applications. In these cases it is assumed that the emphasis is to be changed from compression to enhancement. This means that

enhancement techniques described above may be applicable. Certainly a transform into the frequency domain of the DCT or FFT type followed by coefficient manipulation and the inverse transform offers the possibility of noise removal and image correction for sensor anomalies. Some airborne sensors operate in a mode which produces a single scanned line and the aircraft's motion is counted on to sweep out an area. The processing techniques discussed herein are well suited to such a situation.

# 2.8 Pattern Recognition

Because in piloted aircraft there are a large number of functions which must concern the pilot, it is difficult for him to fully utilize advanced sensors of the FLIR, IR, and low-level TV types. There is therefore a need for data processing which could assist the pilot in identifying man-made artifacts. For example, one discriminant frequently employed are straight lines -- such as might correspond to roads, buildings, etc.

Edge discrimination is consequently quite important and algorithms which assist in this process have been proposed by many investigators. Frequency domain computations are of considerable interest. It therefore should be possible to employ the digital video processor and the PDP-11 in investigations of this type. A suitable photograph can be placed in front of the TV Camera and in this way entered into the system for processing. Under software control in the PDP-11 the microprocessor can carry out a number of different algorithms for edge and straight-line enhancement in order to make them more visible.

#### SECTION III

## FRAME STORE MEMORY UTILIZATION

Because in the system design the FSM was made accessible to the PDP-11 via the UNIBUS, flexibility of application is greatly increased. Furthermore, the system has been designed to permit the later addition of other FSM's.

#### 3.1 Storing Images

In the ideal situation there would be at least two FSM's. The first would accept the raw imagery in digital form from the TV camera or other source. The second FSM would hold the processed pixels in order to update the Monitor. Note, however, in the text above there was a method described wherein the FSM could be employed also to store coefficients. This is possible because the FSM -- by being on the UNIBUS -- can readily be accessed by the microprocessor.

In order to permit the Monitor refresh function, the FSM must cycle in 400 nsec or less for a 16-bit word, equivalent to two pixels. In addition it must be possible to read from and to write into the FSM. Through special logic and overlapping of UNIBUS operations and memory operations, a throughput of 2.5 Megawords/sec for I/O is retained.

# 3.2 FSM as PDP-11 Memory

The FSM has been memory mapped so that it appears to the PDP-11 as a 4k portion of Main Memory occupying, say, the position from 24k to 28k. Although the FSM is actually 32k of 16-bit words, the PDP-11 Controller must set a field register within the FSM to identify the 4k ourrently being used. If two FSM's are being used they can be placed in different 4k ranges within Main Memory -- say 24k to 28k and also 20k to 24k. Alternatively, they can be given the same 4k range and the PDP-11 will identify which one can respond to a UNIBUS transaction by means of control bits in the Bus Interface Card between the FSM and the UNIBUS.

The above is necessary because the PDP-11 has only a 16-bit address word. But other devices on the bus are able to employ 18-bit addresses. Hence the FSM's are also assigned alternate 4k addresses in upper core memory which are unique. This makes it simpler when there are several FSM's present and the various microprocessors are addressing them simultaneously.

Since the PDP-11 can address the FSM, it is able to manipulate data therein directly. Hence it can investigate root mean square error in image reconstruction and carry out any similar desired computations. The advantage of this is that the desired data reduction on processed results can be carried out directly without having to resort to a large-scale computing center.

Because of the fact that the PDP-11 system lets the CPU and the Main Memory communicate over the UNIBUS as though they were any other Master-Slave pair, it is possible to utilize the FSM as normal PDP-11 memory. Thus it can store not only data but also programs. Thus there is an additional 32k of Main Memory available to the PDP-11 when imagery processing has been temporarily halted.

SECTION IV

# OTHER ADVANCED APPLICATIONS

If the ability to microprogram the D/W 1240 processor is utilized fully, it would be possible to extend the system applications to many other fields. Some typical examples are briefly covered:

# 4.1 Fast Fourier Transform

Already mentioned above, the FFT is such a basic tool in engineering that it seems likely that this capability of the system can be exploited. However, one limitation is that the system is best suited to short data blocks. Longer ones would require some manipulation.

# 4.2 Modems and Communications

Digital communications systems often employ a number of subcarrier frequencies which are harmonics of a single tone. For example, in the Navy's Link 11 a carrier is modulated by 16 tones. Information in such communications channels is contained either in the presence or absence of such tones or in their phases. Hence a FFT can recover this information. Data/Ware has carried out studies which show the feasibility of using the D/W 1240 processor in this manner. Such a processor can act either as the modulator or demodulator in digital communications.

### 4.3 Voice Processing

Another application for a FFT processor is in voice processing, perhaps in the communications area. A processor in this type of application must be high-speed and able to do the FFT in order to compress digitized voice so that it can be sent at a relatively low data rate.

# 4.4 Encoding/Decoding

In order to perform error encoding/decoding a fast processor is required. Data/Ware has designed such units both for Reed-Muller and for BCH codes. Based upon this experience, it is known that the D/W Model 1240 can be so utilized.

# 4.5 Ploating Point Processor

As an attachment to the PDP-11, the microprocessor can be used to perform special computations -- perhaps on matrices or in a floating point mode. There is one limitation, however, and that is thel2-bit word length. For certain applications this might be acceptable in order to achieve high-speed processing.

# 4.6 Sorting

In certain military applications, it is necessary to sort data very quickly. Because of its high internal speed, the micro-processor should be able to sort data rather quickly. Data to be sorted would be sent by the PDP-11.

SECTION V

#### SUMMARY

The intended application of the Digital Video Processor System lies in imagery. Although designed and optimum in many respects for the DCT/DPCM data compression scheme on digitized TV data from a RPV, the system is capable of other image processing tasks, involving for example the Hadamard, Haar, straight DPCM, etc. Three-dimensional processing and image enhancement are also readily performed. Playback of 16mm film, FLIR and IR processing, and pattern recognition are other areas which can be investigated with this system. In a section on the Frame Store Memory it was pointed out that the FSM can also serve as PDP-11 Main Memory.





Figure E-1. System Block Diagram Configuration C



# APPENDIX F MICROPROCESSOR SIZING FOR TV REDUNDANCY REDUCTION

T-46-940

IV. Summery

P-2. ISI Technologies

April, 1976

# TABLE OF CONTENTS

SECTIO	N ROT	Page
ı.	Introduction	333
II.	Selection of Word Length	334
III.	Size and Power	336
	3.1 IC Families	336
	1. TTL	336
	2. I <sup>2</sup> L	337
	3. MOS	337
	3.2 Parts Count and Power	339
IV.	Summary	339
	LIST OF TABLES	
TABLE		
F-1.	Error Analysis	335
F-2.	LSI Technologies	338
F-3.	Devices Needed and Power Dissipation	340

April, 1976

#### SECTION I

#### INTRODUCTION

In a report entitled, "TV Redundancy Reduction System Using A Bipolar Microprocessor", T-36-928, Data/Ware Development, Inc. described an implementation of the NUC Mini-RPV System using the Am 2901 bipolar microprocessor. An important consideration in this approach was the availability of a new, highly efficient algorithm developed by Data/Ware. Both the algorithm and the logic organization were outlined in the referenced report.

Because the word length of the basic Aug 201 mioropropessor is

However, in order to assess the feasibility of the microprocessor-based system, it is important to estimate the size, weight, and power. The goals for these are a size of 4"x 8"x2", weight of 1 lb., and power consumption of 10 watts. The weight is not expected to be a problem, and so the issue resolves swiftly to one of size and power. Later it will be shown that size is not a problem either. Thus the final issue is one of power consumption.

sort to such a seasure in order to permit an ana

Data/Ware is able to present a fairly accurate parts count based upon a Schottky TTL design. The reason for designing with this family was two-fold. First, the Am2901 4-bit bipolar slice is itself Schottky TTL. Second, this family is very high performance. In carrying out the design study referenced above, Data/Ware was not able to ascertain which parts of the design could be met by low-power Schottky TTL. Since this family requires only 1/10 the power of regular Schottky, it is extremely advantageous to make use of it. On the other hand certain parts of the design -- in the "critical" path -- must be left in Schottky TTL rather than in the low power version. Another trade-off is the use of the new I<sup>2</sup>L family which is very low power yet high performance. This was not investigated either.

bebuilond ton mess notistor family off leased betourtences and bons

#### SECTION II

#### SELECTION OF WORD LENGTH

Because the word length of the basic Am2901 microprocessor is 4 bits, it is natural to narrow the choice of word length down to 8 bits versus 12. Harper Whitehouse has suggested that 9 bits should also be investigated since it can be achieved by two Am2901's plus additional logic for the sign. It turns out that the choice of 9 bits could very well be adequate. In particular, it is much superior to 8 bits. On the other hand, in the time available it was not clear that there would be a significant gain in parts reduction -- the reason being that so many IC's are available as 4-bit pieces and not as 5-bits. 8 bits appears to be marginal. This was the reason why Data/Ware has recommended 12 bits. (See Reference.)

It would require simulation in order to determine what the actual performance difference is between an 8-bit and a 12-bit imagery processing system. It is known that root mean square is not an accurate indication of the overall "acceptability" of a reconstructed image. On the other hand, it is necessary to resort to such a measure in order to permit an analytic approach

able to present a fairly socurate parts count

In the Data/Ware algorithm, 5 iterations of the FFT are required. On each, a doubling in size is possible. If the input data is 6 bits, then the output can grow to 11 bits. Hence with a 12-bit system, no scaling is required. But with a 9-bit system or an 8-bit system, 2 and 3 scalings, respectively, are required.

The effects of roundoff errors on the Discrete Cosine Transform due to scaling were calculated under the assumptions that the roundoff errors are independent and uniformly distributed and that the Central Limit Theorem can be applied. The analysis is based upon performing the DCT with roundoff errors, followed by performing the inverse DCT to great precision (as in a ground station) so that no additional errors are introduced. Thus the effect studied is the difference between the original image and the reconstructed image. The final rotation was not included.

Under the assumptions stated, it can be shown that the error in any one reconstructed input pixel is approximately Gaussian with zero mean and a variance that depends upon the kind of roundoff errors that occur. When no scaling is needed, the only roundoff error is due to multiplication by sines and cosines. Such multiplications can be rounded or truncated. When it is necessary to scale intermediate results by dividing by 2, this is performed during the last one, two, or three iterations. effect of doing this can be computed.

Based upon the analysis performed, it is possible to prepare a table showing how the variance of the error depends upon the number of scalings and whether multiplication is trun-Table F-1 summarizes the results. cated or rounded.

TABLE F-1

# ERROR ANALYSIS

end of believe ed of comemograph of ed bluon ered ils ni sub-"8.1x"4.1 eace to sentring bigove ed bluck doing to 8 . Eased DT

Number of Scalings	Variance of Error			
	ounded Multiplic.	Truncated Mult.		
nis facility in order to demon lectronics laboratory in hypr	.0319	.1276		
functional eress in Esupport		.1579		
birdyd 12 modoun odd is essel		.4108		
ould recommend the age of 8 hr	1 0456	1.6393		

and 4 of which would be etanderd 40-pin santages.

The significance of the Table is as follows. With the inputs digitized to 6 bits they range in value from 0 to 63. Adjusting the DC bias, they range from -31 to +32. Then, with a 9-bit processor and with rounded multiplications the variance in reconstructing the original image is .2389. It is quite possible that this is acceptable, but as noted above simulation would be necessary to confirm this. If only 8 bits are used, then 3 scalings are needed. This increases the variance to 1.0456, which is 4 times the previous value. Taking square roots, the standard deviation is doubled and remains near unity. Again, this might be acceptable.

#### SECTION III

#### SIZE AND POWER

Provided that the implementation selected is based upon "offthe-shelf" members of a digital logic family, the size problem can be solved by packaging uncased IC chips in hybrid modules. In a previous program for NELC, Data/Ware designed a BCH encoder/ decoder of comparable complexity to the present redundancy reduction system which was packaged in 6 modules, each approximately 1.4"xl.8". The original design was the responsibility of Data/Ware, and NELC engineers carried out the partitioning. The NELC Microelectronics Laboratory developed the hybrids. Data/ Ware participated in this program and was responsible for a checkout scheme for the hybrids using an Intel 4004 test system. Mr. Dean McKee of the Microelectronics Laboratory in a recent discussion described techniques for packaging up to 35 IC chips in very small hybrid packages, which are capable of dissipating 5 watts. Mr. McKee has expressed interest in the NUC program and has recommended a tour of his facility in order to demonstrate the capabilities of the Microelectronics Laboratory in hybridization, which is one of their functional areas in support of Navy programs. As a first estimate at the number of hybrid packages required, Data/Ware would recommend the use of 8 hybrids and would leave the four 40-pin IC devices as they are. Thus in all there would be 12 components to be mounted to the PC board, 8 of which would be hybrid packages of some 1.4"x1.8" and 4 of which would be standard 40-pin packages.

# 3.1 o IC Families wort sulav at wants year anided of besidingly

The matter of power consumption is best addressed by considering some of the options available with respect to the IC family used.

#### 1. TTL

This is a family with which Data/Ware, as is the case with most organizations, has had extensive experience. The Data/Ware Model 1640 FFT Unit is a high-performance Schottky TTL logic unit which can be clocked at 6 to 8 MHz. In the present redundancy reduction

design, Data/Ware again assumed the use of this family. This is natural since the Am2901 4-bit microprocessor slice is itself Schottky TTL. Unfortunately power consumption is rather high. An informative comparison is low-power S bottky TTL vs. Schottky TTL. The former has a gate delay of 9.5 nsec and requires a power consumption of 2mW while the latter has a gate delay of 3 nsec and a power consumption 10 times as great. Since it is possible to mix the TTL families, an important consideration is to what extent Schottky TTL can be replaced by low-power Schottky TTL in the Data/Ware TV redundnacy reduction system. This has not been studied, but it should be stated that care must be exercised to assure that performance is not lost.

# 2. 1<sup>2</sup>L

"Heralded in some quarters as the answer to everything", ILL or Integrated Injection Logic is being vigorously pursued at Texas Instruments, Fairchild, and Signetics. This family consumes little power and can operate over the entire military temperature range. TI has already introduced the IL 4-bit microprocessor slice, the SBP0400, with stated propagation times in the range from 110 to 530 nsec at 128 mW power. represented their first standard product, and they are at present working on an improved performance model. By late 1976 TI is expected to have its advanced I'L product line. Fairchild is also concentrating on high-performance IL. Thomas A. Longo, vice president, has stated that, "I'L is the only really solid bipolar ISI technology. But being a bipolar technology, it should be used only where bipolar performance is required. That means memories operating under 100 nanoseconds and ISI logic with propagation delays of 10 nsec or less."

## 3. H MOS MAS . SWOR MOTOR-V no salidnow si svar

A review of the status of MOS technology was presented in the April 1, 1976 issue of Electronics entitled, "Advances in designs and new processes yield surprising performance". The new techniques include double polysilicon, V notch, double

combine high speed, low powers and high density.

diffusion, and charge coupling. With these new techniques, which are already being applied, it is anticipated that there will result, "two to three times greater speed, five and tenfold increases in density. These designs threaten to steam-roll over bipolar large-scale integrated-circuit designs, to make MOS the dominant digital technology." Table F-2 from this article surveys the various techniques available.

TABLE F-2
LSI TECHNOLOGIES

	Propagation delay	Power-delay product	Density		Chip size (mm²)
Technology	(ne)	(Lq)	(Devices/mm²)	(Gates/mm <sup>2</sup> )	Crip size (mim
High-threshold p-channel metal gate	80	450	150	50	7×7
p-channel silicon-gate	30	145	270	90	6.5 x 6.5
n-channel silicon gate	15	45	285	95	6 x 6
n-channel silicon gate depletion-load	revo elemento	13 bi 38 tempo	320	107	6×6
n-channel double-polysilicon	10 0000	35	525	175	6 x 6
Silicon-gate C-MOS	DE 250 0000 0	0.5	220	88 45	5.5 x 5.5
V-MOS D-MOS	e isophore bu	20	600	225	-
SOS/C-MOS	2-5	0.1	650	275	5 x 5
1 <sup>2</sup> L (double level)	5 - 50	0.01 - 1	500	160	5.5

Looking at the more promising technologies, there is silicon-gate CMOS with the remarkable power-delay product of only 0.5. As an indication of improvements possible, RCA recently introduced a much higher performance "CL" microprocessor using self-aligned silicon gates. V-Mos uses a V-notch to increase device density. Electronic Arrays is working on V-notch ROMs, RAMs, and microprocessors. DMOS uses doubled-diffused doping to achieve gate delays as low as 1 to 5 nsec. Both V-MOS and D-MOS promise to achieve the speed of Schottky TTL. However, the most attractive technologies appear to be C-MOS on saphire and I<sup>2</sup>L which combine high speed, low power, and high density.

# 3.2 Parts Count and Power

In the preceding section some approaches were presented as to reducing power consumption through a change in the logic family. It is possible to mix the families also. The exclusive use of Schottky TTL parts results in rather high power dissipation, as is shown in Table F-3. A 12-bit system (3 Am2901 4-bit slices) and an 8-bit system are presented. The 9-bit configuration, although deserving of study, would require very painstaking design since so many devices are 4-bit parallel or 2-bit parallel in organization.

Note that most of the watts -- 49.4 for the 12-bit system and 40.4 for the 8-bit system -- dissipated are in conventional devices, such as PROMS, latches, counters, and miscellaneous gates. If this part of the system could be designed in low-power Schottky TTL or in SOS/CMOS or in closed CMOS logic (C<sup>2</sup>L) or in I<sup>2</sup>L, a 10 times saving in power could be realized. Since these technologies either already have suitable devices available or in design for 1976 deliveries, their availability for a production program does not represent a problem.

# SECTION IV

#### VILLE OF THE STATE OF THE STATE

Both an 8-bit processor configuration and a 12-bit configuration have been studied for the TV redundancy reduction system. The decision between the two would be based upon simulation results despite the fact that this report presented the variances to be expected in the reconstructed images. Regarding size, weight, and power of an all-digital implementation, it was shown that use of hybrid packaging of off-the-shelf IC's would readily meet size and weight constraints. However, the all-Schottky TTL design studied by Data/Ware presents a power dissipation problem which would require the use of some other family for standard logic parts. Candidate families were identified. Data/Ware would recommend an initial breadboard of Schottky TTL and a simultaneous investigation to choose the low-power replacement IC family.

TABLE F-3
DEVICES NEEDED AND POWER DISSIPATION

		12 Bit Configuration		8 Bit Configuration	
PINS		No. of Devices	Power (Watts)	No. of Devices	Power (Watts)
40	Am2901's	3	3.0	2	2.0
40	Multiplier	1	3.0	1	1.3
24	512X8 PROMS	13	7.8	13	7.8
16	64X4 FIFO	3	1.5	3	1.5
24	64X9 RAM	2	1.0	1	0.5
16	4-bit latches	34	15.3	23	10.3
16	Counters	8	4.0	8	4.0
16	Comparator	2	0.7	2	0.7
16	Shift Registers	2	1.5	2	1.5
14	2 to 1 MUX	7	2.2	5	1.6
14	4 to 1 MUX	7	1.3	5	1.1
16	Miscellaneous	23	4.6	23	4.6
	A/D	1	3.0	1	3.0
	S/H	1	0.5	1	0.5
		107	49.4	90	40.4